

# Network Flow Based Cut Redistribution and Insertion for Advanced 1D Layout Design

---

**Ye Zhang**<sup>1</sup>, Wai-Shing Luk<sup>1</sup>, Fan Yang<sup>1</sup>, Changhao Yan<sup>1</sup>, Hai Zhou<sup>1,2</sup>, Dian Zhou<sup>1,3</sup>, Xuan Zeng<sup>1</sup>

1. State Key Laboratory of ASIC & Systems, Microelectronics Department, Fudan University, China

2. Electrical Engineering and Computer Science Department, Northwestern University, U.S.A.

3. Electrical Engineering and Computer Science Department, Northwestern University, U.S.A.



# Outline

---

- **Introduction**
- **Techniques to Print Cuts with 193i**
- **Experimental Results**
- **Conclusion**


# Outline

---

- **Introduction**
- Techniques to Print Cuts with 193i
- Experimental Results
- Conclusion

# Sub-10nm Technology Node


- **Technology candidates**
  - Quadruple Patterning Lithography
    - **Overlay Error**
  - Self-Aligned Multiple Patterning
    - **Complex Block Mask Shapes**
  - E-Beam
    - **Low Productivity**
  - EUV
    - **Not Ready**




# Sub-10nm Technology Node

- **Technology candidates**
  - **Advanced 1D Process**

**2D Process**



**1D Process**





source: [www.techdesignforums.com/practice/guides/triple-patterning-self-aligned-double-patterning-sadp/](http://www.techdesignforums.com/practice/guides/triple-patterning-self-aligned-double-patterning-sadp/)

# Advanced 1D Process

## Process Demo

-  Target Wires
-  Dummy Wires
-  Cuts




**How to print  
the cuts?**

# Outline

---

- Introduction
- **Techniques to Print Cuts with 193i**
- Experimental Results
- Conclusion

# Conflicts Removal Techniques



[1] Y. Du, et al., "Hybrid lithography optimization with e-beam and immersion processes for 16nm 1D gridded design," ASP-DAC 2012.


[2] Y. Ding, et al., "Throughput optimization for SADP and e-beam based manufacturing of 1D layout," DAC 2014.



# Cut Redistribution


## Cut Constraints

### SEPARATION (C1)




$$x_i - x_j \leq -d_b \text{ for } |y_i - y_j| = b \vee$$

$$x_j - x_i \leq -d_b \text{ for } |y_i - y_j| = b$$



### MERGING (C2)



$$x_i - x_j \leq 0 \wedge x_j - x_i \leq 0$$


$$\text{for } |y_i - y_j| \leq 1$$



# Cut Redistribution

## Cut Constraints(cont.)


### EXTENSION (C3)




$$x_{i+1} - x_i \leq len_k + t_k + w_c$$



### BOUND (C4)



$$x_0 - x_i \leq -l_i \wedge x_i - x_0 \leq r_i - w_c$$



# Problem Formulation of Cut Redistribution

Scenarios of two cuts' positions		Constraints
On the same line	Share the same gap	$C1 \vee C2$
	Share the same target wire	$C1 \wedge C3$
	Neither above	$C1$
On different lines		$C1 \vee C2$

**C4 must be met for all cuts.**

If  $\forall$  is eliminated, the cut redistribution problem can be formulated as:

**Dual form of a min-cost flow problem, can be optimally solved.**


**Total wire length**  $\approx$  **#violated constraints**

$$\min \sum_{v_i \in V} b_i x_i + \sum_{(v_i, v_j) \in E} m_{ij} \alpha_{ij}$$


**s. t.**  $x_i - x_j \leq c_{ij} + \alpha_{ij}, \forall (v_i, v_j) \in E$   
 $\alpha_{ij} \geq 0, \forall (v_i, v_j) \in E.$

# LRM Determination

- **LRM:**
  - A **L**eft-of *B*, A **R**ight-of *B*, A **M**erge-into *B*
  - If LRM of each pair of cuts are given,  $\forall$  in the constraints can be eliminated.
  - Determined by randomly generating cuts' initial positions.





# Conflicts Removal Techniques



**Advanced  
Lithography  
Technologies[1][2]**

- [1] Y. Du, et al., "Hybrid lithography optimization with e-beam and immersion processes for 16nm 1D gridded design," ASP-DAC 2012.  
 [2] Y. Ding, et al., "Throughput optimization for SADP and e-beam based manufacturing of 1D layout," DAC 2014.

# Advanced Lithography Technologies



$$G_C = (V_C, E_C)$$

## MWVC


$$\begin{aligned} \min \quad & \sum_{v \in V_C} w_v h_v \\ \text{s. t.} \quad & h_u + h_v \geq 1, \forall (u, v) \in E_C \\ & h_v \in \{0, 1\}, \forall v \in V_C. \end{aligned}$$

Technique Candidates	Complementary E-Beam	Multiple Patterning Lithography	MPL+E-Beam
Optimization Model	minimum weighted node cover	$k$ -coloring	minimum odd cycle cover

# Proposed Framework

conduct  $n_s$  runs

randomization



# Outline

---

- Introduction
- Techniques to Print Cuts with 193i
- **Experimental Results**
- Conclusion




# Comparison with ILP Formulation

Design	DAC'14		Ours( $n_s=2$ )	
	cost	CPU(s)	cost	CPU(s)
50	7053	0.09	6127	0.02
100	12106	2.37	9768	0.02
150	18236	4.08	14382	0.03
200	24244	0.04	22515	0.05
250	29824	4.02	29678	0.09
300	34903	4.88	37785	0.13
1000	134560	1144.65	128635	1.47
2000	260623	623.99	246057	3.36
4000	519447	1866.07	501905	15.83
8000	1091424	12975	1019417	65.88
avg.	213242	1662.52	<b>201627</b>	<b>8.69</b>
ratio	1	1	<b>0.946</b>	<b>0.005</b>

$cost = \omega|e| + ext$   
 $|e|$ : #E-Beam cuts  
 $ext$ : extended wires' length  
 $\omega$ : 500

achieved **200x** speedup

# Results with Different $n_s$



Better solution can be achieved if more CPU resources are given.

# Conclusion

---

- Propose a framework to eliminate the conflicts between cuts with cut redistribution, cut insertion and advanced lithography technologies.
- With fixed LRM, the cut redistribution problem can be formulated as a min-cost flow problem.
- E-Beam throughput optimization problem is formulated as a minimum weighted node cover problem.
- Achieve **200x** speedup.

---

THX

Q&A