Energy Savings through Embedded Processing on Disk System

S. W. Son, G. Chen, M. Kandemir, F. Li\* Dept of Computer Science & Engineering The Pennsylvania State University

ASPDAC'06

# Outline

- Motivation
- Smart Disk Architecture
- Related Work
- Our Approach
- Experimental Setup and Results
- Conclusion

# Motivation

- Many data-intensive applications are tightly coupled with disk subsystem
  - Computations that depend on disk data are filtering type
- Smart disks: embedding computing power in the storage devices
  - Performing computing in the storage device instead of transforming large data sets to the host
  - Addressing the huge I/O demands for the next generation applications

# What is Filtering Type?

- Using the SD system, edge detection for each image is performed directly at the drives and only the edges are returned to the HOST.
- A request for the raw image at the left returns only the data on the right, which is much more compact.



Source: IBM Almaden's CattleCam

#### **Smart Disk Architecture**



### Related Work

- Embedded processing on the disk/memory subsystem
  - Active/smart disk : [Acharya et al], [Riedel et al], [Uysal et al], [Chiu et al] and [Memik et al]
  - ISTORAGE : UC Berkeley
  - IRAM and PIM: UC Berkeley and Univ. of Notre Dame
- Compiler-based code partitioning for enhancing performance [G. Chen et al]

This paper focuses on the code partitioning for energy savings through embedded processing

# Our Approach



# Our Approach

- Compiler divides a given code fragment into two parts:
  - Host-resident codes
  - Disklets
- We use ILP formulation to determine the optimal execution strategy for the given program
  - Goal is to minimize the total energy consumed by the program

# **ILP Formulation**

Variables determined by the compiler

- $J_{i,j}$ :  $J_{i,j} = 1$ , if arrays  $A_i$  and  $A_j$  share some elements
- N<sub>i</sub> : number of iterations for loop nest L<sub>i</sub>
- X<sub>i</sub>, E<sub>i</sub> : time/energy per iteration for executing L<sub>i</sub> on the HOST
- X<sub>i</sub>', E<sub>i</sub>': time/energy per iteration for executing L<sub>i</sub> on the SD
- W<sub>i,j</sub> : 1 if L<sub>j</sub> updates the array elements of A<sub>i</sub>
- $R_{i,j}$ : 1 if  $L_j$  reads the array elements of  $A_i$
- Variables determined by ILP solver
  - $H_i$ : 1 if  $L_i$  is assigned to HOST, otherwise 0
  - M<sub>i,j</sub> : 1 if A<sub>i</sub> is in the HOST memory initially
  - $D_{i,j}$ : 1 if  $A_i$  is dirty at the entry of  $L_j$

#### ILP Formulation – cont'd

$$E_{\text{leakage}} = P \sum_{j=1}^{n} (H_{j}T_{j} + (1 - H_{j})T_{j}')$$
$$E_{\text{dynamic}} = \sum_{j=1}^{n} (H_{j}N_{j}E_{j} + (1 - H_{j})N_{j}E_{j}')$$

$$E_{link} = \sum_{j=1}^{n} H_{j} E_{j}^{*}$$

 $E = E_{link} + E_{leakage} + E_{dynamic}$ 

10

# Example







(b) Array layouts

#### Example - cont'd



\* These variables are determined statically by the compiler

#### Example – results of the ILP solver



### Example – cont'd

 $L_1$ : for i = 0 to 999 for j = 0 to 499  $A_1[i][j] = g (A_3[i],j);$ write A1 back to disk; signal SD to start  $L_2$ ; wait for signal; load  $A_3$  into memory;  $L_3$ : for i = 0 to 999  $A_{3}[i] = h (A_{3}[i]);$ 

wait for signal;  $L_2$ : for i = 0 to 999 for j = 0 to 499  $A_3[i] = A_3[i] + A_2[i][j];$ signal end of  $L_2$ ;

### **Default Simulation Parameters**

- HOST Processor: Intel P4 2.0GHz
- Embedded Processor: StrongARM 200MHz
- Memory: 32MB for SD and 1GB for HOST
- Disk: IBM Ultrastar 36Z15 (15K RPM)
- Interconnects: Infiniband 1x
- Switch Fabrics: IBM Infiniband 1x switch
- See the paper for details of performance & power values

### Benchmarks

Name	Total Data (MB)	Base Energy (J)	Execution Time (sec)	Link Energy (%)	% of code on SD
swim	22.1	736.6	4.4	23.9%	59%
apsi	2.9	101.6	0.6	23.8%	74%
mgrid	80.7	2707.1	16.2	23.6%	54%
bmcm	10.3	457.5	2.6	22.3%	28.3%

\* Benchmarks are selected from SPEC2000 and Perfect club

### **Evaluated Schemes**

- HOST: all computations are performed on the host system
- SD: all computations are performed on the smart disk system
- OPT: computations are partitioned based on our approach
- HOST+EOPT: HOST scheme with power control
- SD+EOPT: SD scheme with power control
- OPT+EOPT: OPT scheme with power control

# EOPT Scheme

- Each system component can be in a lowpower mode when it is not in use
  - e.g., CPU, memory, interconnect, etc
- The decision to place a component in the low-power mode is based on breakeven time of each component

#### Normalized Total Energy Consumption



19

#### Normalized Link Energy Consumption



# Conclusion

- We propose ILP-based approach that partitions an application code between the host system and the disk system (equipped with an embedded processor and associated memory)
- We experimentally evaluated our approach using a set of array-intensive benchmarks that frequently exercise the disk-resident datasets
- Our experimental results indicate that the proposed partitioning approach reduces power consumption significantly

### Thank You!

#### sson@cse.psu.edu