

## Electrothermal Engineering in the Nanometer Era: From Devices and Interconnects to Circuits and Systems

Kaustav Banerjee, Sheng-Chih Lin and Navin Srivastava

University of California, Santa Barbara





### Outline

### What is Electrothermal Engineering?

Micro-scale vs. Macro-scale





### Temperature-Aware Integrated Approach From Devices and Interconnects to Circuits and Systems







### **Emerging Technologies**





### Hybrid CNT-Cu Technology



### Micro-Scale vs. Macro-Scale

### **Global View of IC Heat Transfer....**





### **Device**

#### Self-Heating increases......



Pop et al. IEDM 2001



#### Leakage increases.....



Banerjee et al. IEDM 2003

#### Degrades Reliability.....



**ESD Failure** (Texas Instruments)



### Interconnect

Number of metal layers increases.... Current density increases.....



#### **Back-end thermal Profile!!**



#### **Electromigration failure**



#### Ryu et al. IRPS 1997

#### Low-k dielectrics increase self-heating



#### **ESD** failure



Banerjee et al. IRPS 2000



**IEDM 2000** 

## **Circuit**

#### Increased delay and variance....



#### Chip temperatures are non-uniform....



**Courtesy of S. Borkar, Intel** 

#### Reliability

- Leakage and yield estimation
- Power/performance optimization

Zhang et al. ISLPED 2004 Lin et al. ICCD 2005 Wire delay and clock skew
Buffer insertion
Voltage drop

Ajami et al., TCAD 2005, JAICSP 2005





### Power density increases......



source : Intel, AMD





Impact of higher power dissipation and density (hot-spots) on system

System Performance and Stability
 degrades performance
 Heat-induced failure and instability



M. Miller, AMD

### Product Lifetime and Reliability

> Most reliability mechanisms are highly temperature sensitive

### Operating Cost

More complex cooling solutions





# **Electrothermal Engineering**

### Temperature awareness at every level.... Integrated approach....





# **Interconnect Scaling Effects**

5

#### Size effect on wire resistivity......





## **Back-end Thermal Issues**



Im et al., IEEE TED, Dec. 2005

UCSE

Im et al., IEDM 2002; Srivastava et al., VMIC 2004

- High temperature will become a major concern for interconnect reliability: maximum current density will be severely limited
- Accurate interconnect thermal profile important for various analysis: delay, skew, IR-drop etc

### Electrothermal Effects in Nanoscale Devices



- Traditional CMOS scaling assumes isothermal problem
- ➢ High E field at drain → hot electrons
- Phonon hot spot near drain (as Λ > L)
- > Affects device behavior
- Need to solve phonon Boltzmann Transport Equation (BTE)



# **Device Temperature Profile**

Local hot-spot temperature rises well beyond the diffusion theory prediction.....



Pop et al. IEDM 2001

#### Indirectly verified against ESD failure pulses....

Sverdrup et al. SISPAD 2000

Important implications for device performance and leakage

> Critical for estimating failure conditions under ESD events



## **Implications for Emerging CMOS**



#### **Electrothermal Device Modeling and Simulation**



Due to confined geometry and poor thermal conductivity materials, emerging CMOS devices will exhibit severe localized heating effects !!

Ongoing Research: Collaboration with Stanford, IBM and TI



# **Circuit Level ET Issues (1)**

Impact of temperature variations on buffered interconnect systems.....







Wason and Banerjee, ISLPED 2005

Temperature variation has a strong impact on both delay and leakage power.....



# **Circuit Level ET Issues (2)**

### **Impact of Substrate Thermal Gradients**



### Delay/skew analysis for non-uniform interconnect temperature

Ajami et al., DAC 2001

### Direction dependence of thermal gradient....

Increasing thermal profile has better performance than that of decreasing thermal profile (optimal wire sizing)





## Implications of Substrate Thermal Gradients

#### Impact on delay estimation.....

T1: positive exponential gradient T2: negative exponential gradient For a fixed T\_Low



Ajami et al., TCAD 2005

#### Impact on IR-drop analysis.....

Worst-case voltage-drop ( $V_{IR}/V_{dd}$ ) increases in the presence of thermal gradients



Ajami et al., JAICSP, 2005



## **Impact on Buffer Insertion**

#### Buffer movement in a 6660 um line (180 nm node)



Ajami et al., ICCAD 2001

#### **Delay improvement after thermally-aware buffer insertion**







### **Self-Consistent ET Analysis Tool**



Lin et al. IEDM 2005

#### Self-Consistent Substrate Thermal Profile

UCSB

### Application-1: Full-Chip Leakage Estimation

Case 1: Die-to-die channel length variations

**Case 2:** Case1 + Within-die variations

**Case 3:** Case 2 + Die-to-die temperature variations



Zhang et al. ISLPED 2004

Die-to-die temperature variations significantly increases the leakage power



## Application-2: Power-Performance Tradeoff

Vdd-Vth optimization using Energy-Delay Product (EDP)



**DAC 2004** 

- A shift in optimal point, EDP and performance contours
- An overall change in shape of EDP contours

UCSE

Operation region restricted by electrothermal constraints

## Application-3: Leakage and Packaging Aware Design Space



Banerjee et al. IMAPS 2005

While the leakage increases due to technology scaling or process variations, the operation region prohibited by thermal runaway expands Lowering of the junction temperature by employing advanced packaging and cooling techniques with lower thermal impedance  $(\theta_i)$  will expand the design space

Allows circuit designers to comprehend reliability and packaging constraints......



## Application-4: Thermally-Aware Design-Specific Optimization

Different metrics result in different optimization.....



 $\mu$  is bounded by thermal and performance requirements



# Application-5: Power Management

Efforts on Low Power....without hurting performance

- > Device Engineering
  - Enhanced Channel Mobility
  - Reduced Gate Leakage
    - >High-K Gate, Nitrogen Doped
- Circuit Level
  - > Adaptive body-biasing, Dual Vth
  - Sleep Transistor, Clock/Power Gating
- Micro-Architecture Level
  - > Multi-Core



# Why Cooling



### **Cooling is the Knob !**



### **Device and Circuit Level Benefit**



Enhance Ion to Ioff ratio

UCSE

- Reduce propagation delay and variance
- Benefit back-end performance and reliability

Lin et al. IEDM 2005

## **Cooling Benefit-Cost Tradeoff**



The limit occurs at a lower temperature as technology scales



## **Hot-Spot Management**

### **Global vs. localized cooling**

UCSE



Localized cooling will be more effective for hot-spot management

## ET Issues in 3D ICs



Banerjee et al. Proc. IEEE, 2001

UCSE

Performance evaluation of 3D design must account for negative impact of high temperature on all active layers

### Hybrid Carbon Nanotube-Cu Interconnects





Srivastava et al. IEDM 2005

#### For CNT bundles, the shaded region shows the range

1750 W/mK < *Kth* < 5800 W/mK

Maximum interconnect temperature rise for Cu interconnect stack with Cu vias compared to CNT bundle vias integrated with Cu interconnects



### Conclusions

Electrothermal effects are increasing at every level from devices and interconnects to circuits and systems ---need careful modeling and optimization

Electrothermal Engineering is a critical need.....

---temperature awareness at every level to optimize performance, power and reliability

---- understand various couplings through an integrated approach

Emerging technologies ---will be strongly affected

