Area Optimization for Leakage Reduction and Thermal Stability in Nanometer Scale Technologies

> Ja Chun Ku and Yehea Ismail Northwestern University, Evanston, IL

> > ASP-DAC 2006

2006-01-26

ASP-DAC 2006

- Introduction
- Analytical Models
 - Power
 - Delay
 - Thermal
- Area Optimization
 - Leakage Reduction
 - Thermal Stability
- Conclusion

Traditional View





- Minimum Area
 - Minimized interconnect capacitance
 - Considered best for both power and delay

Trends in Nanoscale Technology



- 1. Increasing coupling capacitance
- > 2. Increasing power density (temperature) —
- 3. Increasing leakage power

Minimum area: no longer optimum for power and/or delay!

Effects of Increasing Area





- Decrease in power density → Drop in junction temperature → Reduction in leakage power → …
- Increase in interconnect ground capacitance → Increase in dynamic power and delay
- Optimum point exists for power & delay tradeoff
- Prevents thermal runaway

- Introduction
- Analytical Models
 - Power
 - Delay
 - Thermal
- Area Optimization
 - Leakage Reduction
 - Thermal Stability
- Conclusion

Dynamic Power Model

 $P = P_{dynamic} + P_{leakage}$

$$P_{dynamic} = Na \left(C_g + MCF_p C_c \right) V_{dd}^2 f$$

Dynamic power is temperature-independent as long as the clock frequency is not affected

Leakage Power Model



- Introduction
- Analytical Models
 - Power
 - Delay
 - Thermal
- Area Optimization
 - Leakage Reduction
 - Thermal Stability
- Conclusion

Delay Model
$$D = N_{c} \frac{(C_{g} + MCF_{d}C_{c})V_{dd}}{2I_{D}(T)}$$

Drain current mostly in the saturation region during transition

$$I_{D}(T) = KWv_{sat}(T)(V_{dd} - V_{t}(T))^{\alpha}$$

$$V_{sat} = \mu E_{c}$$
Not a constant!
$$V_{sat}(T) = V_{sat}(T_{0}) - \eta(T - T_{0})$$

$$V_{t}(T) = V_{t}(T_{0}) - \kappa(T - T_{0})$$
2006-01-26
ASP-

Delay Model (cont.)

 $I_{D}(T) = KWv_{sat}(T)(V_{dd} - V_{t}(T))^{\alpha}$

Temperature dependence of I_D is dependent on the value of V_{dd}



- Introduction
- Analytical Models
 - Power
 - Delay
 - Thermal
- Area Optimization
 - Leakage Reduction
 - Thermal Stability
- Conclusion

Typical Flip-Chip C4 Package



Thermal Model



14

2006-01-26

Thermal Model (cont.)

$$\theta_{ja} c \frac{dT_j}{dt} = AT_j^2 + BT_j + C$$

where

$$A = c_{1}\theta_{ja} NWI_{sub0}V_{dd}$$

$$B = \theta_{ja} NWI_{sub0}V_{dd} (c_{2} - 2c_{1}T_{0}) - 1$$

$$C = T_{a} + \theta_{ja} NV_{dd} \left\{ a(C_{g} + MCF_{p}C_{c})V_{dd} f + WI_{sub0} (c T_{0}^{2} - c_{2}T_{0} + c_{3}) \right\}$$

$$T_{j} = \frac{-B \pm \sqrt{B^{2} - 4AC}}{2A}$$

$$I_{j} = \frac{-B \pm \sqrt{B^{2} - 4AC}}{2A}$$

- Introduction
- Analytical Models
 - Power
 - Delay
 - Thermal
- Area Optimization
 - Leakage Reduction
 - Thermal Stability
- Conclusion

Impact of Area Scaling



• Ground capacitance:

increases linearly as 1 increases

• Coupling capacitance:

increases linearly as 1 increases

decreases superlinearly as s increases



Simulation



16-bit adder

- Parameters extracted from layout
- Scaled for 70nm BPTM technology

Temperature vs. Area



2006-01-26

Power & Delay vs. Area



e.g. 15% increase in area → 17% reduction in power & no change in delay

ASP-DAC 2006

- Introduction
- Analytical Models
 - Power
 - Delay
 - Thermal
- Area Optimization
 - Leakage Reduction
 - Thermal Stability
- Conclusion

Possibility of Thermal Runaway





- Possibility of thermal runaway
 increases
- Dynamic techniques to prevent thermal runaway

Thermal Stability Condition

$$\theta_{ja} c \frac{dT_j}{dt} = AT_j^2 + BT_j + C$$

where



Existing Techniques

- Existing dynamic techniques to prevent thermal runaway
 - Dynamic frequency scaling
 - Dynamic voltage scaling
 - Global clock gating
- Common drawbacks
 - Whole chip has to be slowed down
 - Require sensors on-chip: sensitive to lithographic & supply-current variations

Critical Area for Thermal Stability

 $B^2 - 4AC = 0$ Critical condition for thermal stability

$$X\theta_c^2 - Y\theta_c + Z = 0$$

where

$$X = N^{2}WI_{sub0}V_{dd}^{2} \left\{ WI_{sub0} \left(c_{2}^{2} - 3c_{1}^{2}T_{0}^{2} - 4c_{1}c_{3} \right) - 4c_{1}a \left(C_{g} + MCF_{p}C_{c} \right) V_{dd} f \right\}$$

$$Y = NWI_{sub0}V_{dd} \left(2c_{2} - 4c_{1}T_{0} + 4c_{1}T_{a} \right)$$

$$Z = 1$$

2006-01-26

ASP-DAC 2006

Conclusion

- Area used as a degree of freedom to
 - Reduce leakage
 - Prevent thermal runaway
- Increasing area:
 - Reduces thermal resistance → lower temperature → leakage power significantly reduced
 - Increases interconnect ground capacitance
- Analytical model for steady-state temperature derived
- Increasing area of a hot spot can significantly reduce its power consumption
- Possibility and condition for thermal runaway discussed
- Use of area to maintain thermal stability w/o slowing down the whole chip

Thank you!