# An Unconditional Stable General Operator Splitting Method for Transistor Level Transient Analysis 

Zhengyong Zhu, Rui Shi, Chung-Kuan Cheng<br>Department of CSE<br>University of California, San Diego

Ernest S. Kuh<br>Department of EECS<br>University of California, Berkeley

## Outline

I. Introduction
II. Operator Splitting Algorithm
III. Stability Analysis
IV. Partitioning
V. Experimental Results
VI. Conclusion

## I. Operator Splitting- A Simple Example

Initial value problem (IVP) of ordinary differential equation (ODE)

$$
\frac{\delta \mathrm{u}}{\delta \mathrm{t}}=\mathrm{Lu}
$$

where $L$ is a linear/nonlinear operator and can be written as a linear sum of $m$ subfunctions of $u$

$$
\mathrm{Lu}=\mathrm{L}_{1} \mathrm{u}+\mathrm{L}_{2} \mathrm{u}+\cdots+\mathrm{L}_{\mathrm{m}} \mathrm{u}
$$

Suppose $\mathrm{U}_{\mathrm{I}}, \mathrm{U}_{2}, \cdots, \mathrm{U}_{\mathrm{m}}$ are updating operators on u from time step n to $\mathrm{n}+1$ for each of the subfunctions, the operator splitting method has the form of:

$$
\mathrm{u}^{\mathrm{n}+1}=\mathrm{U}\left(\mathrm{u}^{\mathrm{n}}, \mathrm{~h}\right) \quad \begin{aligned}
& \mathrm{u}^{\mathrm{n}+(1 / \mathrm{m})}=\mathrm{U}_{1}\left(\mathrm{u}^{\mathrm{n}}, \mathrm{~h} / \mathrm{m}\right) \\
& \mathrm{u}^{\mathrm{n}+(2 / \mathrm{m})}=\mathrm{U}_{2}\left(\mathrm{u}^{\mathrm{n}+(1 / \mathrm{m})}, \mathrm{h} / \mathrm{m}\right) \\
& \ldots
\end{aligned} \quad \begin{aligned}
& \mathrm{u}^{\mathrm{n}+1}=\mathrm{U}_{\mathrm{m}}\left(\mathrm{u}^{\mathrm{n}+(\mathrm{m}-1) / \mathrm{m}}, \mathrm{~h} / \mathrm{m}\right)
\end{aligned}
$$

## I. Previous work on Operator Splitting

- First used to solve PDE equation
- Previous Work
- Namiki and Ito (IEEE Tran. Microwave Theory and Technology 1999)
$\square$ adopted its special form, the alternating direction implicit (ADI) to simulate a 2D EM wave. Unconditional Stable.
■ Zheng (IEEE Tran. Microwave Theory and Technology 2001)
- extend to 3D problem
- Chen (ICCAD 2001, DATE 2003)
- 2D-ADI, 3D-ADI for power network analysis
$\square$ Limitation
■ Split along geometric direction.


## I. Operator Splitting on Circuit Simulation

$\square$ We generalize the operator splitting to graph based modeling
$\square$ No geometry or locality constrains
$\square$ Convergence
■ A-stable: independent of time step size
■ Consistence : local truncation error

## II. Formulation - Forward Euler

Circuit Equation for RLC circuits:

$$
\left[\begin{array}{ll}
C & 0 \\
0 & L
\end{array}\right]\left[\begin{array}{c}
\dot{V} \\
\dot{I}
\end{array}\right]+\left[\begin{array}{cc}
G & -A^{T} \\
A & R
\end{array}\right]\left[\begin{array}{l}
V \\
I
\end{array}\right]=\left[\begin{array}{l}
U \\
0
\end{array}\right]
$$

Forward Euler Formulation $v(t+h)=V(t)+\dot{V}(t) h, I(t+h)=I(t)+\dot{I}(t) h$

$$
\left[\begin{array}{cc}
\frac{C}{h} & 0 \\
0 & \frac{L}{h}
\end{array}\right]\left[\begin{array}{l}
V(t+h) \\
I(t+h)
\end{array}\right]=\left[\begin{array}{cc}
\frac{C}{h}-G & A^{T} \\
-A & \frac{L}{h}-R
\end{array}\right]\left[\begin{array}{l}
V(t) \\
I(t)
\end{array}\right]+U(t)
$$

where

$$
\begin{array}{ll}
\text { C: capactiance matrix } & \text { L: inductance matrix } \\
\text { R: resistance matrix } & \text { G: conductance matrix } \\
\text { A: incidence matrix } & \text { h: time step }
\end{array}
$$

## II. Formulation - Backward Euler

Circuit Equation for RLC circuits:

$$
\left[\begin{array}{cc}
C & 0 \\
0 & L
\end{array}\right]\left[\begin{array}{c}
\dot{V} \\
\dot{I}
\end{array}\right]+\left[\begin{array}{cc}
G & -A^{T} \\
A & R
\end{array}\right]\left[\begin{array}{c}
V \\
I
\end{array}\right]=\left[\begin{array}{c}
U \\
0
\end{array}\right]
$$

Backward Euler Formulation $v(t+h)=v(t)+\dot{V}(t+h) h, I(t+h)=I(t)+i(t+h) h$

$$
\left[\begin{array}{cc}
\frac{C}{h}+G & -A^{T} \\
A & \frac{L}{h}+R
\end{array}\right]\left[\begin{array}{l}
V(t+h) \\
I(t+h)
\end{array}\right]=\left[\begin{array}{cc}
\frac{C}{h} & 0 \\
0 & \frac{L}{h}
\end{array}\right]\left[\begin{array}{c}
V(t) \\
I(t)
\end{array}\right]+U(t+h)
$$

where
C: capactiance matrix L: inductance matrix
R: resistance matrix $G$ : conductance matrix
A: incidence matrix h : time step

## II. Splitting Formulation

Split the circuit resistor branches into two partitions, we have

$$
\begin{aligned}
& \mathrm{A}=\mathrm{A}_{1}+\mathrm{A}_{2} \\
& \mathrm{G}=\mathrm{G}_{1}+\mathrm{G}_{2} \\
& \mathrm{R}=\mathrm{R}_{1}+\mathrm{R}_{2}
\end{aligned}
$$

Each partition has a full-version of capacitors and inductors.

## II. Splitting Formulation

## General Operator Splitting Iteration:

$$
\left\{\begin{array}{l}
{\left[\begin{array}{cc}
\frac{2 C}{h}+G_{1} & -A_{1}^{T} \\
A_{1} & \frac{2 L}{h}+R_{1}
\end{array}\right]\left[\begin{array}{c}
V\left(t+\frac{h}{2}\right) \\
I\left(t+\frac{h}{2}\right)
\end{array}\right]=\left[\begin{array}{cc}
\frac{2 C}{h}-G_{2} & A_{2}^{T} \\
-A_{2} & \frac{2 L}{h}-R_{2}
\end{array}\right]\left[\begin{array}{c}
V(t) \\
I(t)
\end{array}\right]+U\left(t+\frac{h}{2}\right)} \\
{\left[\begin{array}{cc}
\frac{2 C}{h}+G_{2} & -A_{2}^{T} \\
A_{2} & \frac{2 L}{h}+R_{2}
\end{array}\right]\left[\begin{array}{c}
V(t+h) \\
I(t+h)
\end{array}\right]=\left[\begin{array}{cc}
\frac{2 C}{h}-G_{1} & A_{1}^{T} \\
-A_{1} & \frac{2 L}{h}-R_{1}
\end{array}\right]\left[\begin{array}{c}
V\left(t+\frac{h}{2}\right) \\
I\left(t+\frac{h}{2}\right)
\end{array}\right]+U(t+h)}
\end{array}\right.
$$

Alternate Backward and forward integration on partitions

## III. Convergence Study

## General Operator Splitting

A numerical integration method
Alternate Backward and forward integration on partitions

## Two conditions for convergence

## Global Condition

The single step errors do not grow too quickly (stability)

> Local Condition

One step errors are small (consistency)

## III. Stability Analysis

## A Stable

Theorem: The operator splitting approach is stable independent of time step $h$

How to prove?
Derive iterative matrix, and prove its maximum eigenvalue no larger than 1

## III. Stability Analysis- Iterative Matrix

$$
\begin{aligned}
\text { Let } P_{1} & =\left[\begin{array}{cc}
G_{1} & -A_{1}^{T} \\
A_{1} & R_{1}
\end{array}\right], P_{2}=\left[\begin{array}{cc}
G_{2} & -A_{2}^{T} \\
A_{2} & R_{2}
\end{array}\right], S=\left[\begin{array}{cc}
\frac{2 C}{h} & 0 \\
0 & \frac{2 L}{h}
\end{array}\right], \text { and } X=\left[\begin{array}{l}
V \\
I
\end{array}\right] \\
A & =A_{1}+A_{2} G=G_{1}+G_{2} \quad R=R_{1}+R_{2}
\end{aligned}
$$

The operator splitting approach can be simplified as:

$$
\left\{\begin{array}{c}
\left(\mathrm{P}_{1}+\mathrm{S}\right) X\left(\mathrm{t}+\frac{\mathrm{h}}{2}\right)=-\left(\mathrm{P}_{2}-\mathrm{S}\right) X(\mathrm{t})+\mathrm{U}\left(\mathrm{t}+\frac{\mathrm{h}}{2}\right) \\
\left(\mathrm{P}_{2}+\mathrm{S}\right) X(\mathrm{t}+\mathrm{h})=-\left(\mathrm{P}_{1}-\mathrm{S}\right) X\left(\mathrm{t}+\frac{\mathrm{h}}{2}\right)+\mathrm{U}(\mathrm{t}+\mathrm{h})
\end{array}\right.
$$

Actually an iterative update on X :

$$
\begin{gathered}
\mathrm{X}_{(\mathrm{k}+1)}=\Lambda \mathrm{X}_{(\mathrm{k})} \\
\Lambda=\left(\mathrm{P}_{2}+\mathrm{S}\right)^{-1}\left(\mathrm{P}_{1}-\mathrm{S}\right)\left(\mathrm{P}_{1}+\mathrm{S}\right)^{-1}\left(\mathrm{P}_{2}-\mathrm{S}\right)
\end{gathered}
$$

## III. Stability Analysis-2

The operator splitting approach converges if the maximum Eigenvalue of the iterative matrix no larger than 1

$$
\begin{gathered}
\rho(\Lambda)<=1 \\
\Lambda=\left(\mathrm{P}_{2}+\mathrm{S}\right)^{-1}\left(\mathrm{P}_{1}-\mathrm{S}\right)\left(\mathrm{P}_{1}+\mathrm{S}\right)^{-1}\left(\mathrm{P}_{2}-\mathrm{S}\right)
\end{gathered}
$$

If we can prove $\|\Lambda\|<=1$, then $\rho(\Lambda)<=1$
We pick the norm: $\|\mathrm{x}\|_{\mathrm{s}^{-1}}=\left(\mathrm{x}^{\mathrm{T}} \mathrm{S}^{-1} \mathrm{x}\right)^{1 / 2}$
Where $S$ is a positive definite matrix

## IV. Partitioning

$\square$ Objective

- Minimize the overall nonzero fill-ins
- Guarantee DC path for every nodes
- Hint:
$\square$ Tree structure generate no nonzero fill-ins in LU factorization.
$\square$ High Degree nodes generates more nonzero fill-ins during LU factorization
$\square$ Linear Circuits (talk about circuits with transistors later)
- Bipartition of neighbors for each node
- Basic idea
$\square$ In the LU decomposition process, non-zero fill-in will be introduced among neighbors of the pivot. Reduce the number of neighbors for all nodes will be beneficial to decrease the number of non-zero fill-ins.
$\square$ Avoid loop, make tree structure as much as possible
- Check DC path, reassign partition if necessary


## IV. Partitioning -Nonlinear circuits

- Duplicate transistors into both partition

■ Taking into account the nonlinearity of transistor gates
$\square$ Regard each gate as super node
■ apply the splitting algorithm on super node structure
$\square$ Super Node in LU decomposition

- During factorization, eliminate the internal nodes of each super node first
- Nonzero fill-ins are confined inside the gate, reduce the number of unnecessary nonzero fillins.


## IV. Partitioning Algorithm

## $\square O b j e c t i v e: ~$

- Split the circuit into two partitions
$\square$ Minimize the total number of non-zero fillins for the matrix decomposition in circuit simulation
$\square B a s i c$ idea:
- Split the circuits into two partitions with structures close to tree or forest
■ Decrease the degree of all the nodes in two partitions


## IV. Undirected graph representation



## IV. Partitioning Algorithm



## IV. Partitioning Algorithm

$\square$ Branch rule: the edges in one branch belong to the same partition. If one branch is broken into two partitions, the broken branch node will result in much iteration for simulation.
$\square$ Degree rule: the edges of node whose degree is two belong to the same partition. The line structure wouldn't cause many non-zero fill-ins and it will be propitious to provide DC path in the sub-graphs.
$\square$ Loop rule: the loop will be avoided in each subgraph if possible. Edges loop in the sub-graphs will potentially introduce certain number of nonzero fill-ins.
$\square$ Balance rule: the edges for each node in the graph will be divided into two sub-graphs evenly. Thus each sub-graph will be much simpler than Februthe 2896 iginal graph.

## IV. \# of nonzero fill-ins

## Test Case:

A small ASIC Design

Spice matrix :
Dimension: 10,286
The number of non-zero elements: 46,655
The number of non-zero fill-ins: 90,960

|  | Sub-matrix1 |  | Sub-matrix2 |  | Total \# non-zero fill-ins |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  | \# nonzero elements | \# non-zero fill-ins | \# non-zero elements | \# non-zero fill-ins |  |
| Operator Splitting | 38,572 | 2,618 | 42,020 | 10,040 | 12,658 |

## V. Experimental Results-1

| Power Network \& Gate Sinks |  |  | Examples | Circuit 1 | Circuit2 | Circuit3 | Circuit 4 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | \# Nodes | 11,203 | 41,321 | 92,360 | 160,657 |
|  |  |  | \# Transistors | 74 | 513 | 1,108 | 2,130 |
|  |  |  | Simulation Period | 10 ns | 10ns | 10ns | 10ns |
|  |  |  | SPICE3(sec) | 602.44 | 8268.92 | 39612.32 | N/A |
|  |  |  | Operator Splitting | 74.64 | 305.38 | 681.18 | 1356.21 |
|  |  |  | Speedup | 8.1x | 27.1x | 58.2x | N/A |
|  |  |  |  |  | Voltage Drop of Circuit3 |  |  |
| February 1, 2006 Time (sec) 21 |  |  |  |  |  |  |  |

## V. Experimental Results-2

$\square$ RLC Power/Clock network case.
■ 29110 nodes, 720 transistor devices

- Spice3 Runtime: 12015 sec .

■ Our Run time: 649.5 sec .18 .5 x


## V. Experimental Result-3

Two 1K and 10K cell designs

Bottle neck:
Nonzero fill-ins
Device Evaluation Time


## V. Large Power Ground Network

- 600,000 nodes
- Irregular RC network
$\square$ 10ns Transient Simulation: 4083sec



## VI. Conclusion

$\square$ Moore's Law demands an extraordinary fast circuit simulator with guaranteed accuracy.
$\square$ Accuracy

- No trade off for speedup
- Rigorous convergence check
- Spice Level Accuracy
$\square$ Performance
- Orders of magnitude speedup over SPICE
- The larger the linear network, the higher the speedup
$\square$ Expandable
- Possible to combine with some other techniques
$\square$ Parasitic reduction
$\square$ Fast device evaluation
$\square$ Simplified linearization process

