

5A-3: Hardware Debugging Method Based on Signal Transitions and Transactions

Nobuyuki Ohba and Kohji Takano

IBM Research, Tokyo Research Laboratory, IBM Japan Ltd.

© 2006 IBM Corporation

Contents


- Background and problems
- Idea and features
- Hardware implementation
- User interface visualizer
- Summary and future work
- Visualizer demonstration

Background

- Hardware design becomes bigger and deeper
- Debugging becomes more complicated and timeconsuming
 - Bugs dive into "deep sea," million gates of ASIC/SoC
 - It takes long time, hours, days, and even weeks, to test and verify the system
- Logic analyzer is a powerful tool, but...
 - Because of limited amount of memory, logic analyzer covers only a partial period of long run
 - Even if all the transitions are captured, it is difficult to trace timing charts by "human eyes"
 - "Try and error" various trigger conditions based on intuition and six sense







Problem examples


I ran a test program on the debugging board and got an error. I ran the program again. No error. I ran the program ten more times, but still no error. What was the error?


I am using a logic analyzer to trance an error. I have no idea on how I could set the trigger condition.

I am designing a new IP core. I had an error when I got my IP connected to Design X from Company Y. I only have a simple data sheet for Design X. My IP should work. Why not?

Transition and transaction tracer

- Probe and capture signals for a long time, hours, days, or even weeks
- Record all transition patterns in a state-transition diagram format using real-time compression and pattern matching
- Automatically generate trigger using newly and/or rarely detected transition
- Visualize the transitions to help designers identify the bug






Generate a trigger when a new transition is detected. Rare transitions often give a good hit for debugging. They are often unexpected or not verified.

Visualizer


- Visualize signal transitions to help engineers tackle problems
 - Matrix view
 - Show transition counts between back-to-back states
 - Make it easy to find rare transitions
 - State transition diagram view
 - Show all the transition patterns between idle states
 - Colored by attributes (new, frequent, rare, and user selected transitions)
 - Fully automatic depiction



Matrix view


器 無題 - EmbeddedTranomor ファイル(F) 編集(E) 表示(\		mbeddedTranomor	ヽ∧ルブ(H)	(N							<u>×</u>
	The control first state of the		- w/ <u>-</u>									
View 20-Matrix	Stop Display M	Method Hexadec	 Highlight < 0x Highlight > 0x 			ast 🔽 Popup Hint 🖵 🔽 Sticky						
General Information		0001000000	0100000000	0101000000	0101100000	0111100000	1000000000	1001000000	1100000000	1101000000	1101100000	1111100000
WM Usage : 1%	0001000000	6 P& F 00000000			ļ			000000005 a0				
	010000000								89000000000			
WM Reset	0101000000		000000000000000000000000000000000000000	00000000185								
Regexp enable	0111100000	0000000024	00000000000	0000000000000	00000000616						000002d670de	
Get Dump DOT idle 3e0	1000000000								i		ĺ	000000015768
idle don't care bit 000	1001000000				ĺ				ĺ	ĺ	Í	000002667667
- Transition Logger - Reset	1100000000											0000008e741
Trigger Pattern invalidate	1101000000						00000015768	00000073600d	00000008e6cb	000000a121cd		
Log Size 0	1101100000							00000257 066		0000007dee3c	00000002474a	00 3000000110
One Shot Size 0x10 👮	1111100000	ļ	. <u> </u>			0000024676#0						00 0110215421
Port0 low Port1 low Port2 low Port2 low Port3 low Port4 low Port5 DEVSELn Port6 STOPn Port6 STOPn Port7 IRDYn Port8 TRYDn Port9 FRAMEn V Reset on change	 Each cell shows transition counts between back to back states Cells on Column A and Row B shows the number of captured transitions from State A to State B Trigger is generated by 											
Reset Tranomon Core Demo Deadlock LED ForceOnehot	 Predefined condition Newly detected transition 						Blue colored cells are "Transition counts < N"					
								ransitio				
m_display_list_elements:11 pDoc->jtag.local_l1cam_size:24 m_display_list_elements:11 pDoc->jtag.local_l1cam_size:24 m_display_list_elements:11 pDoc->jtag.local_l1cam_size:24 m_display_list_elements:11 pDoc->jtag.local_l1cam_size:24 m_display_list_elements:11 pDoc->jtag.local_l1cam_size:24 m_display_list_elements:11 pDoc->jtag.local_l1cam_size:24 m_display_list_elements:11 pDoc->jtag.local_l1cam_size:24							a hint for debugging; they tend to be unexpected or not verified					<u> </u>
		ignood_rrodin										

State transition diagram view



Prototype implementation using FPGA

- Tracer
 - Made prototype using Xilinx Virtex-II FPGA (XC2V4000)
 - Runs at up to 100MHz
 - Requires 10k to 100k ASIC equivalent gates (depending on the number of signals and trace depth)
- Visualizer
 - Windows GUI
 - See the demonstration




Problem examples

I ran a test program on the debugging board and got an error. I ran the program again. No error. I ran the program ten more times, but still no error. What was the error?

I am using a logic analyzer to trance an error. I have no idea on how I could set the trigger condition.

I am designing a new IP core. I had an error when I get my IP connected to Design X from Company Y. I only have a simple data sheet for Design X. My IP should work. Why not?



Problem examples - solution

С

Β

 \square

Tracer

Е

С

I am using a logic analyzer to trance an error. I have no idea on how I could not the tric


> After 3-hour test run, a new transition was detected. It triggers logic analyzer. That helped me pinpoint the bug.

Β

D

Ε

Problem examples - solution



Summary and future work

- New hardware debugging tool Transition and Transaction Tracer
 - Probe and record signals for a long time (hours, days, weeks) without intermittence
 - Real-time data compression
 - Real-time transition pattern matching
 - Automatically generate trigger signal
 - Trigger by newly and/or rarely detected transition
 - Visualize signal transitions in matrix, timing chart, and state transition diagram views

Future work

- Embed the tracer into ASIC
- Use for software debugging

State Diagram View Demonstration

<u>Please see this demonstration</u> <u>in the full-screen slideshow mode.</u>

To quit the demonstration, click the mouse button.