

# Signal-Path Driven Partition and Placement for Analog Circuit

Di Long, Xianlong Hong, Sheqin Dong  
EDA Lab, Tsinghua University

# Agenda

- **Research Background**
- **Overview of the analog placement researches**
- **Signal-Path Driven Analog Circuit Partition**
- **Algorithm of Core-Circuit Placement**
- **Algorithm of Bias-Circuit Placement**
- **Experiment and Conclusion**

# Research Background

- SOC integrates all of the circuits on one chip
- Analog circuits' design is still a manual process
- The fast changes of demands in ASIC market

# Agenda

- Research Background
- Overview of the analog placement researches
- Signal-Path Driven Analog Circuit Partition
- Algorithm of Core-Circuit Placement
- Algorithm of Bias-Circuit Placement
- Experiment and Conclusion

# Researches about the analog placement automation

- The constructive placement techniques
  - M. Kayal--SALIM
- Iteratively combining min-cut partitioning and force-directed placement
  - E. Malavasi--Quick placement with geometric constraints
- simulated annealing and genetic algorithms
  - ILAC, KOAN/ANAGRAM II, PUPPY-A, LAYLA
- Topological representations (BSG, SP, CBL), which still adopts the optimization engines of *SA* or *GA* and implement symmetry constraints


# Agenda

- Research Background
- Overview of the analog placement researches
- **Signal-Path Driven Analog Circuit Partition**
- Algorithm of Core-Circuit Placement
- Algorithm of Bias-Circuit Placement
- Experiment and Conclusion

# Observations of the Methodology

- hierarchical design for analog circuit
- structural feature of circuit based on signal-path
- requirements of matching/symmetry constraint and the reduction of parasitics

# The methodology of hierarchical design and layout





# Necessary Definition (1)

- **core-circuit**, which is the main circuit in each unit-functional circuit, is responsible for transporting and processing analog signal.
- **bias-circuit** is responsible for providing bias voltages and bias currents for some MOS transistors in core-circuit.

# Necessary Definition (2)

- **power-earth transistor chain** is a chain composed of transistors satisfying the following conditions
  - The source/drain of each transistor in the chain must be connected to the power net or the earth net or the source/drain of another transistor in the same chain.
  - There is one and only one transistor in the chain, source/drain of which is connected to the power net and there is one and only one transistor in the chain, source/drain of which is connected to the earth net.

# Necessary Definition (3)

- **signal-path** is a special type of power-earth transistor chain, the generation algorithm of which is listed as follows:

$I$ : set of signal input nets

$\Gamma_{pec}$ : set of all pecs

$M_j = \{g_j, s_j, d_j\}$ : set of transistor's gate net, source net and drain net

$\Phi = \{M_j \mid M_j \cap I \neq \emptyset\}$ : set of initial input transistors

$\Psi_0 = \{pec_i \mid pec_i \cap \Phi \neq \emptyset\}$ : initial set of signal-paths can be defined

# Necessary Definition (4)

- A loop procedure to generate the set of signal-paths

$$\Psi_{n+1} = \Psi_n \cup \Psi_{sd_n} \cup \Psi_{g_n}$$

$$\Psi_{sd_n} = \left\{ pec_i \mid \left( pec_i \nVdash \Gamma_{pec} - \Psi_n \right) \parallel \left( \exists pec \nVdash \Psi_n \right) pec_i \cap pec \nVdash \phi \right\}$$

$$\Psi_{g_n} = \bigvee_{pec_i} \left( \begin{array}{l} \left( pec_i \nVdash \Gamma_{pec} - \Psi_n \right) \parallel \left( \exists pec \nVdash \Psi_n \right) \\ \left( \exists Mj \nVdash pec_i \right) \left( \exists Mh \nVdash pec \right) s_h = g_j \vee d_h = g_j \end{array} \right)$$

- The stop condition of the above loop procedure

$$\Psi_{sd_n} = \phi \parallel \Psi_{g_n} = \phi$$

# Comments on the sets

$\Psi_{sd_n}$  : the current of  $pec_i$  in the set is controlled by the source/drain current of  $pec$ , which is the direct front-stage of  $pec_i$


$\Psi_{g_n}$  : the current of  $pec_i$  in the set is controlled by the source/drain voltage of  $pec$ , which is the direct front-stage of  $pec_i$

$\Psi_n$  is core-circuit and  $\Gamma_{pec} - \Psi_n$  is bias-circuit

# Example for signal-path generation

(1)

- Schematics of full-differential Miller-compensated two-stage amplifier and the diagram of all pecs



$\Gamma_{pec} = \{ pec_1, pec_2, \dots, pec_6 \}$  and  $I = \{ VIP, VIN \}$

so  $\Phi = \{ M1, M2 \}$  and  $\Psi_0 = \{ pec_1, pec_2 \}$

when  $n = 0$ ,  $\Psi_{sd_0} = \{ pec_3, pec_4 \}$  and  $\Psi_{g_0} = \emptyset$

So  $\Psi_1 = \Psi_0 \cup \Psi_{sd_0} \cup \Psi_{g_0} = \{ pec_1, pec_2, pec_3, pec_4 \}$

when  $n = 1$ ,  $\Psi_{sd_1} = \emptyset$  and  $\Psi_{g_1} = \{ pec_5, pec_6 \}$

So  $\Psi_2 = \Psi_1 \cup \Psi_{sd_1} \cup \Psi_{g_1} = \{ pec_1, pec_2, pec_3, pec_4, pec_5, pec_6 \}$

when  $n = 2$ ,  $\Psi_{sd_2} = \emptyset$  and  $\Psi_{g_2} = \emptyset$ , stop

# Agenda

- Research Background
- Overview of the analog placement researches
- Signal-Path Driven Analog Circuit Partition
- **Algorithm of Core-Circuit Placement**
- Algorithm of Bias-Circuit Placement
- Experiment and Conclusion

# Inner placement of each signal-path

the same signal-path has the sequential drain/source connection relationship

Signal is transported in the form of drain/source current

the metals used to connect drain/source are required very short

Layout all the MOS transistors from left to right according to the connection sequence from the power net to earth net



# whole placement of the core-circuit

- Consideration: metals used to connect the nets among signal-paths are to transport the voltage, so these metals are not required very short

assuming  $\Psi_n = \{ pec_1, \dots, pec_j \}$

$\Psi_0, \Psi_{sd_0}, \Psi_{g_0}, \dots, \Psi_{sd_{n-1}}, \Psi_{g_{n-1}}$  is arranged by generation sequence

- core-circuit is full-symmetrical structure


$\Psi_n$  is divided into  $\Psi_{S_n} = \{ pec_1, \dots, pec_{j/2} \}$  and  $\Psi_{M_n} = \{ pec_{1+j/2}, \dots, pec_j \}$

- core-circuit is not full-symmetrical structure
- part but not all of transistors in  $pec_i$  have symmetry constraints with others in  $pec_j$

# Objectives of the core-circuit placement

- minimizing the differences of the height of all MOS transistor layouts in the same signal-path;
- minimizing the differences of the width of all signal-paths in the core-circuit;
- minimizing the total capacitance parasitics of all the MOS transistors;
- maximizing the area utility.

# Transistor's variants for objectives implementation



$$W_m \uparrow F_m = W_n \uparrow F_n$$

# Cost function to be optimized

$$CP_{core} = \alpha H_{\max\_diff} + \beta W_{\max\_diff} + \gamma P_{cap} + \delta (1 - U_{area})$$

$$H_{\max\_diff} = \max_{pec_k \in \Psi_n} \max_{M_{k,i}, M_{k,j} \in pec_k} |height(M_{k,i}) - height(M_{k,j})|$$

$$W_{\max\_diff} = \max_{pec_i, pec_j \in \Psi_n} |width(pec_i) - width(pec_j)|$$


$$P_{cap} = \sum_{i=1}^n \sum_{j=1}^{h(i)} C_{jBSt}(F_{i,j})$$

$$U_{area} = \frac{\sum_{i=1}^l \sum_{j=1}^{h(i)} height(M_{i,j}) \cdot width(M_{i,j})}{\max_{pec_i \in \Psi_n} width(pec_i) \cdot \left( \sum_{i=1}^l \max_{M_{i,j} \in pec_i} height(M_{i,j}) + \sum_{i=1}^{l-1} RSS(pec_i, pec_{i+1}) \right)}$$

$$height(M_{i,j}) = W_{i,j} / F_{i,j} + 2\delta_{head}$$

$$width(pec_i) = \sum_{j=1}^{h(i)} F_{i,j} L_{i,j} + (F_{i,j} + 1) \delta_{gap} + \sum_{j=1}^{h(i)-1} RSM(M_{i,j}, M_{i,j+1})$$

# Calculation of distance between transistors



# Calculation of source/drain bulk capacitance

$$C_{jSBt} = \frac{AC_j}{1 - \frac{V_{BS}}{\phi_j} m_j} + \frac{PC_{js0}}{1 - \frac{V_{BS}}{\phi_j} m_{js0}}, \text{ let } \alpha = \frac{1 - \frac{V_{BS}}{\phi_j} m_j}{1 - \frac{V_{BS}}{\phi_j} m_{js0}} \text{ and } \beta = \frac{1 - \frac{V_{BS}}{\phi_j} m_{js0}}{1 - \frac{V_{BS}}{\phi_j} m_j}$$

$$C_{jSBt}(F) = \left( \alpha WL + \alpha W\delta_{gap} + 2\beta\delta_{gap} \right) + 2\beta \left( L + W\delta_{gap} \right) F + W \left( \alpha\delta_{gap} + 2\beta \right) \frac{1}{F}$$

# Agenda

- Research Background
- Overview of the analog placement researches
- Signal-Path Driven Analog Circuit Partition
- Algorithm of Core-Circuit Placement
- **Algorithm of Bias-Circuit Placement**
- Experiment and Conclusion

# Objectives of the bias-circuit placement

- minimizing the total parasitic capacitance of all the MOS transistors belonging to the bias-circuit;
- minimizing the total length of routing metals;
- maximizing the area utility.



$$CP_{bias} = \omega P_{cap} + \theta L_{routing} + \lambda (1 - U_{area})$$





# Agenda

- Research Background
- Overview of the analog placement researches
- Signal-Path Driven Analog Circuit Partition
- Algorithm of Core-Circuit Placement
- Algorithm of Bias-Circuit Placement
- Experiment and Conclusion





# Case 1



# Case 2



# Case 3



# Conclusions

- a new methodology of signal-path driven partition and placement for analog
  - the thinking of hierarchical design
  - structural feature of analog circuit based on signal-path
  - variants of MOS transistors.
- Layout is compact with high performance and it is universal and effective.

**Thank you**