


# A Fixed-die Floorplanning Algorithm Using an Analytical Approach

Y. Zhan, Y. Feng, S. S. Sapatnekar  
Department of Electrical and Computer  
Engineering  
University of Minnesota

# Outline

- Background
- Problem formulation
- An analytical fixed-die floorplanning algorithm
- Experimental results
- Conclusions

# Fixed-die Floorplanning Problem



- Fixed outline
- Place and size the modules such that there is no overlap
- Minimize some delay metric, e.g., wire length

# Previous Works

- **Simulated annealing based approach**

- Adya and Markov, Trans. VLSI 2003
- Chen and Chang, ISPD 2005

- **Partition based approach**

- Cong, Romesis, and Shinnerl, ASPDAC 2005



- **Analytical approach**

- Kahng and Wang, ISPD 2004 (Placement)



# Difference between Placement and Floorplanning

- Significant difference in module width and height
- Large module size



# Problem Formulation

Die Size  $L_x$ ,  $L_y$ , Area and  
Max Aspect Ratio  $A_i$ ,  $R_i$

Connectivity between  
Modules


Analytical Floorplanner

An Overlap Free Floorplan that Minimizes  
the Total Wire Length

# Overall Floorplanning Procedure


- Rough floorplanning to spread modules uniformly with good control of total wire length (ref: Kahng and Wang, ISPD 2004)
- Optimization based overlap reduction and final legalization

# Rough Floorplanning



# Transformation to the Unconstrained Optimization Problem

$$\begin{aligned} \min \quad & WL + \alpha \cdot P_D \\ \text{such that} \quad & 0 \leq x_i \leq L_x \\ & 0 \leq y_i \leq L_y \\ & \sqrt{\frac{A_i}{R_i}} \leq w_i \leq \sqrt{A_i R_i} \\ & i = 1, 2, \dots, n \end{aligned}$$




$$\min \quad WL + \alpha \cdot P_D + \beta \cdot B$$

Barrier Term

$$\begin{aligned} B = & \sum_{i=1}^n \frac{1}{x_i} + \sum_{i=1}^n \frac{1}{L_x - x_i} \\ & + \sum_{i=1}^n \frac{1}{y_i} + \sum_{i=1}^n \frac{1}{L_y - y_i} \\ & + \sum_{i=1}^n \frac{1}{w_i - \sqrt{A_i/R_i}} + \sum_{i=1}^n \frac{1}{\sqrt{A_i R_i} - w_i} \end{aligned}$$


# Calculation of the Total Wire Length

- Clique model and quadratic wire length



$$WL = \sum_{i,j} k_{ij} [(x_i - x_j)^2 + (y_i - y_j)^2]$$



# Calculation of the Module Spreading Term



$$P_D = \sum_{i \in C_{in}} (D_i - \bar{D})^2 + \sum_{i \in C_{out}} D_i^2$$

$$\bar{D} = (\sum_{i=1}^n A_i) / (L_x L_y)$$

$$D_i = \sum_{j=1}^n \tilde{P}_j(x_i^m, y_i^m)$$



$$\tilde{P}_j(x, y) = \tilde{P}_j^x(x) \times \tilde{P}_j^y(y)$$

Kahng and Wang, ISPD 2004

$$\tilde{P}_j^x(x) = \begin{cases} \gamma_x \times (1 - \frac{2(x - x_j)^2}{(w_j / \gamma_x)^2}) & \text{if } 0 \leq |x - x_j| \leq w_j / 2\gamma_x \\ \gamma_x \times \frac{2(|x - x_j| - w_j / \gamma_x)^2}{(w_j / \gamma_x)^2} & \text{if } w_j / 2\gamma_x \leq |x - x_j| \leq w_j / \gamma_x \end{cases}$$



# Overlap Reduction

$$\min \quad WL + \eta \cdot P_O + \beta \cdot B$$


Total Wire Length

Overlap Penalty


Barrier Term

$$P_O = \sum_{i=1}^{n-1} \sum_{j=i+1}^n S_{ij}^M + \sum_{i=1}^n (A_i - S_i^D)$$



$S_{ij}^M$



Module  $i$   
Area  $A_i$



# Calculation of the Overlap Area




$$\Delta x = (\min\{x_i + 0.5w_i, x_j + 0.5w_j\} - \max\{x_i - 0.5w_i, x_j - 0.5w_j\})$$

$$\times U(\min\{x_i + 0.5w_i, x_j + 0.5w_j\} - \max\{x_i - 0.5w_i, x_j - 0.5w_j\})$$

$$\min\{x, y\} \approx \frac{x \cdot e^{k(y-x)} + y \cdot e^{k(x-y)}}{e^{k(x-y)} + e^{k(y-x)}}, \quad \max\{x, y\} \approx \frac{x \cdot e^{k(x-y)} + y \cdot e^{k(y-x)}}{e^{k(x-y)} + e^{k(y-x)}}, \quad U(x) \approx \frac{1}{2}(1 + \tanh(k'x))$$

# A Useful Heuristic



$$P_O = \sum_{i=1}^{n-1} \sum_{j=i+1}^n S_{ij}^M + \sum_{i=1}^n (A_i - S_i^D)$$

Observation: The overlap reduction step does not change the locations of the modules significantly

# Overall Procedure

Rough Floorplanning Using Conjugate Gradient







Overlap Reduction Using Conjugate Gradient



Final Legalization Using *pl2sp()* from Parquet





# Experimental Results

● Success rate over 10 experiments (15% white space)




# Experimental Results

## ● Wire Length



# Experimental Results

## ● Runtime





# Conclusions

- An analytical floorplanning algorithm for soft modules presented
- High success rate, good wire length, and high efficiency demonstrated