A New Test and Characterization Scheme for 10+ GHz Low Jitter Wide Band PLL

Toshiba Corporation, 580-1, Horikawa-Cho, Saiwai-Ku, Kawasaki, 212-8520, Japan ¹IBM Microelectronics, 11501 Burnet Rd, Austin TX 78758, USA Email: kazuhiko.miki@toshiba.co.jp



Kazuhiko Miki, David Boerstler¹, Eskinder Hailu¹, Jieming Qi¹, Sarah Pettengill¹, Yuichi Goto

• Objectives • PLL Basic Attributes Process Technology Overview Proposed Test and Characterization Scheme -VCO Frequency Range Measurement – Duty Cycle Measurement at Level Shifter Creuft • Conclusion

Outline of Presentation



• Objectives



Outline of Presentation





 Design a new test scheme for a high performance PLL Without additional jitter penalty Short measurement time for manufacturing – Integrated PLL reset function Design a new characterization scheme for level shifter circuits – Duty cycle measurement at +4.0 GHz clock – General environment for measurement - High accuracy – Pick optimum level shifter circuit



Objectives







Outline of Presentation



PLL Basic Attributes Max VCO Frequency in Locked Condition : -21424GHZ VCO Frequency (Lock) at Low Voltage : - 6.6 GHz @ 0.804V – 10.0 GHz @ 0.957V • Minimum Cycle-Cycle Jitter : - 9.48 ps P- P - 1.09 ps RMS Temperature Sensitivity (df/dT): $- \sim -0.1 \% / deg C$ • Average Power : - < 20 mW cf. 2004 VLSI Circuits Paper C15.1







Outline of Presentation

Process Technology Overview

 90nm PD-SOI CMOS process - Twin-well CMOS on P⁻ SOI substrate — Standard digital process $-L_{eff} < 50 nm (nominal)$ – Dual gate oxide thicknesses Thin oxide: T_{inv} ~ 1.95 nm Thick oxide: T_{inv} ~ 3.1 nm 2002 IEDN paper 16.1.1

Refer to 2004 VLSI Technology paper T10.2,

• Conclusion

• PLL Basic Attributes Process Technology Overview Proposed Test and Characterization Scheme -VCO Frequency Range Measurement - Duty Cycle Measurement at Level Shifter Circuit

Outline of Presentation

PLL Tracking (Lock) Range Important attribute of PLL for acquisition of lock Closely related with PLL yield Frequency Variation Margin Window PLL Tracking Range **larget** VDDA Variation Typical VDDA : Supply Voltage of PLL

Test for Screening PLL Not easy to measure PLL tracking range – Need to wait until PLL is locked – Need to change a frequency of reference clock every measurement

 Difficult to define locked condition VCO frequency range can be easily measured by proposed test scheme. VCO Frequency Range

PLL Tracking Range

Frequency **ASP-DAC 2006**

PLL_OUT

*: don't care

PLL Tracking Range and VCO Frequency Range

1.45 **ASP-DAC 2006**

measurec. **OBEIVEC**.

manufacturing

Advantages of Proposed Test Scheme VCO frequency range, that is close to PLL tracking range, is easily -Suitable for screening PLL on Middle frequency of VCO is – Indicator of VCO gain and device

• PLL Basic Attributes Process Technology Overview Proposed Test and Characterization Scheme

- VCO Frequency Range Measurement - Duty Cycle Measurement at Level Shifter CICUIt

Outline of Presentation

- Static Correction VDDA VDDA

 Duty cycle of system clock is important for the maximum operating frequency. Duty Cycle Correction (DCC) circuit is implemented. However, Level Shifter (LS) circuit causes dynamic duty cycle error because vdd changes dynamically.

LS: Level Shifter

 Dynamic Duty Cycle Error VCC

Clock Tree

Success of Duty Cycle Measurement on Unpackaged Die at 4.2GHz This phase difference is equal to the pulse width of CLK. CLK : 4.2GHz (119ps) OUT160:262.5MHz(3.8ns) CLK divided by 16 **H** ····· <u>∔-</u>√ **Proposed circuit for duty** cycle measurement **ASP-DAC 2006**

0.25

Characterization Results on Unpackaged Die at 4.2GHz

0.35

0.45 VDDA - VCC (V)

0.55

0.65

Advantages of Proposed Characterization Scheme Measure duty cycle of high frequency clock on unpackaged die • Measured pulse width : -12005 Check duty cycle error that depends on voltage difference between VDDA and vdd at level shifters – Pick optimum level shifter circuit

• Concusion

22

Outline of Presentation

Concusion New Test Scheme for PLL Without additional jitter penalty – Predict PLL tracking range - Be used on manufacturing New Characterization Scheme for Clock – Be used in a general environment for measurement - Measure duty cycle at 4.2GHz - With high accuracy

Acknowledgements The authors wish to thank the entire IBM **Microelectronics technology team and TOSHIBA for their tremendous efforts to** make this work possible. We would also specifically like to thank C Wyzykowski, R Putney, H Tago, Y Masubuchi, A Kameyama and M Yoshida for their involvement and support of this

