

A New Test and Characterization Scheme for 10+ GHz Low Jitter Wide Band PLL

**Kazuhiko Miki, David Boerstler¹, Eskinder Hailu¹,
Jieming Qi¹, Sarah Pettengill¹, Yuichi Goto**

**Toshiba Corporation, 580-1, Horikawa-Cho, Saiwai-Ku,
Kawasaki, 212-8520, Japan**

**¹IBM Microelectronics, 11501 Burnet Rd,
Austin TX 78758, USA**

Email: kazuhiko.miki@toshiba.co.jp

Outline of Presentation

- **Objectives**
- **PLL Basic Attributes**
- **Process Technology Overview**
- **Proposed Test and Characterization Scheme**
 - **VCO Frequency Range Measurement**
 - **Duty Cycle Measurement at Level Shifter Circuit**
- **Conclusion**

Outline of Presentation

- **Objectives**
- PLL Basic Attributes
- Process Technology Overview
- Proposed Test and Characterization Scheme
 - VCO Frequency Range Measurement
 - Duty Cycle Measurement at Level Shifter Circuit
- Conclusion

Objectives

- **Design a new test scheme for a high performance PLL**
 - Without additional jitter penalty
 - Short measurement time for manufacturing
 - Integrated PLL reset function
- **Design a new characterization scheme for level shifter circuits**
 - Duty cycle measurement at +4.0 GHz clock
 - General environment for measurement
 - High accuracy
 - Pick optimum level shifter circuit

Outline of Presentation

- Objectives
- **PLL Basic Attributes**
- Process Technology Overview
- Proposed Test and Characterization Scheme
 - VCO Frequency Range Measurement
 - Duty Cycle Measurement at Level Shifter Circuit
- Conclusion

PLL Basic Attributes

- **Max VCO Frequency in Locked Condition :**
 - **21.424GHz**
- **VCO Frequency (Lock) at Low Voltage :**
 - 6.6 GHz @ 0.804V
 - 10.0 GHz @ 0.957V
- **Minimum Cycle-Cycle Jitter :**
 - 9.48 ps P- P
 - 1.09 ps RMS
- **Temperature Sensitivity (df / dT) :**
 - ~ -0.1 % / deg C
- **Average Power :**
 - < 20 mW
- **cf. 2004 VLSI Circuits Paper C15.1**

Outline of Presentation

- Objectives
- PLL Basic Attributes
- **Process Technology Overview**
- Proposed Test and Characterization Scheme
 - VCO Frequency Range Measurement
 - Duty Cycle Measurement at Level Shifter Circuit
- Conclusion

Process Technology Overview


- **90nm PD-SOI CMOS process**
 - Twin-well CMOS on P- SOI substrate
 - Standard digital process
 - $L_{\text{eff}} < 50 \text{ nm}$ (nominal)
 - Dual gate oxide thicknesses
 - Thin oxide: $T_{\text{inv}} \sim 1.95 \text{ nm}$
 - Thick oxide: $T_{\text{inv}} \sim 3.1 \text{ nm}$
- Refer to 2004 VLSI Technology paper T10.2,
2002 IEDM paper 16.1.1

Outline of Presentation

- Objectives
- PLL Basic Attributes
- Process Technology Overview
- **Proposed Test and Characterization Scheme**
 - **VCO Frequency Range Measurement**
 - Duty Cycle Measurement at Level Shifter Circuit
- Conclusion


PLL Tracking (Lock) Range

- Important attribute of PLL for acquisition of lock
- Closely related with PLL yield




Test for Screening PLL

- **Not easy to measure PLL tracking range**
 - Need to wait until PLL is locked
 - Need to change a frequency of reference clock every measurement
 - Difficult to define locked condition
- **VCO frequency range can be easily measured by proposed test scheme.**



PLL with VCO Test Mode



Proposed Test Circuit


LS : Level Shifter

ASP-DAC 2006

Truth Table of PLL Operating Mode

	Normal Function	PLL Reset Function	VCO Test Mode		
VCO_init	L	H	*		
VCO_test	L	*	H		
UP_ctrl	H	L	L	H	H
DN_ctrl	H	H	H	H	L
PLL_OUT	Target Frequency	Minimum Frequency	Minimum Frequency	Middle Frequency	Maximum Frequency

PLL Tracking Range and VCO Frequency Range



Advantages of Proposed Test Scheme


- **VCO frequency range, that is close to PLL tracking range, is easily measured.**
 - **Suitable for screening PLL on manufacturing**
- **Middle frequency of VCO is observed.**
 - **Indicator of VCO gain and device quality**

Outline of Presentation

- Objectives
- PLL Basic Attributes
- Process Technology Overview
- **Proposed Test and Characterization Scheme**
 - VCO Frequency Range Measurement
 - **Duty Cycle Measurement at Level Shifter Circuit**
- Conclusion



Duty Cycle of System Clock

- Duty cycle of system clock is important for the maximum operating frequency.
- Duty Cycle Correction (DCC) circuit is implemented.
 - **Static** Correction
- However, Level Shifter (LS) circuit causes **dynamic** duty cycle error because vdd changes dynamically.




Success of Duty Cycle Measurement on Unpackaged Die at 4.2GHz

This phase difference is equal to the pulse width of CLK.



Proposed circuit for duty cycle measurement

Characterization Results on Unpackaged Die at 4.2GHz



Advantages of Proposed Characterization Scheme

- Measure duty cycle of high frequency clock on unpackaged die
- Measured pulse width :
 - **< 120ps**
- Check duty cycle error that depends on voltage difference between VDDA and vdd at level shifters
 - Pick optimum level shifter circuit

Outline of Presentation

- Objectives
- PLL Basic Attributes
- Process Technology Overview
- Proposed Test and Characterization Scheme
 - VCO Frequency Range Measurement
 - Duty Cycle Measurement at Level Shifter Circuit
- **Conclusion**

Conclusion

- **New Test Scheme for PLL**
 - Without additional jitter penalty
 - Predict PLL tracking range
 - Be used on manufacturing
- **New Characterization Scheme for Clock**
 - Be used in a general environment for measurement
 - Measure duty cycle at 4.2GHz
 - With high accuracy

Acknowledgements

- **The authors wish to thank the entire IBM Microelectronics technology team and TOSHIBA for their tremendous efforts to make this work possible.**
- **We would also specifically like to thank C Wyzykowski, R Putney, H Tago, Y Masubuchi, A Kameyama and M Yoshida for their involvement and support of this work.**