Statistical Leakage Minimization through Joint Selection of Gate Sizes, Gate Lengths and Threshold Voltage

Sarvesh Bhardwaj, Yu Cao, Sarma Vrudhula
NSF Center for Low Power Electronics
Arizona State University, Tempe, AZ
{sarvesh.bhardwaj, yu.cao, vrudhula}@asu.edu

Motivation

- Leakage has been increasing exponentially with every technology generation
- Process Variations cause large parametric yield loss due to leakage
 - Difference between specified and observed values
- Need for Statistical Circuit Optimization techniques for reducing leakage without paying Performance penalty
- Improve the parametric yield of leakage by performing Gate Sizing, Gate Length biasing and optimal Threshold Voltage selection

Outline


- Statistical Leakage Minimization Problem: What to minimize?
 - Objective: What to minimize?
 - Constraints: Including Performance Constraints
- Computation of the leakage objective
- Representation of the delay constraints
- Formulation as Convex Optimization,
- Experimental Results
- Conclusion and Future Work

Previous Work

- Circuit Design Techniques:
 - Transistor Stacking: Narendra et. al. JSSC'04
 - Sleep Transistor Insertion: Long et. al. DAC'03
 - Body biasing: Neau and Roy ISLPED'03
- Circuit Optimization using Gate Sizing and dual-Vth assignment:
 - Deterministic: Chen et. al.(TCAS'02), Ketkar et. al.(ICCAD'02) and Sapatnekar et. al.(TCAD'93)
 - Statistical: Raj et. al.(DAC'04), Srivastava et. al.(DAC'04), Patil et. al. (ISQED'05), Singh et.al. (DAC'05) and Mani et.al.(DAC'05)

Mean Variance Optimization


Yield limited by both: Delay and Leakage




Minimize both Mean and Variance of Leakage

$$\lambda \cdot \mu^2(\ell) + (1-\lambda) \cdot \sigma^2(\ell)$$


Optimization Problem



Model for Parameter Variations



Statistical Leakage Model



Mean:

$$E[\ell] = \sum_{i \in N} I(w_i, L_{o,i}, V_o) \cdot Eigg[\expigg(rac{-(lpha_i L_{oldsymbol{\xi}} + a L_{oldsymbol{\xi}}^2 + b V_{oldsymbol{\xi},i})}{c} igg) igg]$$

Second Moment:

$$E[\ell^2] = \sum_{i,j \in N} I_i I_j \cdot Eigg[\expigg(rac{-((lpha_i + lpha_j)L_\xi + 2aL_\xi^2 + b(V_{\xi,i} + V_{\xi,j}))}{c} igg) igg]$$

Statistical Gate Delay Model

- Physical Gate Delay Model proposed in Cao et. al., DAC'05
- Mean Delay (saturation mode)

$$E[d_i] = lpha \left(rac{eta_1}{w_i} + eta_2
ight) rac{L_{o,i}V_{dd}}{(V_{dd}-V_o)^2} \left(1 + rac{(V_{dd}-V_o)}{\gamma L_{o,i}}
ight)$$

Size dependent term

- Delay Variance
 - For low Vth, both delay variance and mean delay is high

$$rac{\sigma(d_i)}{E[d_i]} = k_{\sigma}ig(E[d_i]ig)^{\delta}, \quad \delta > 0$$

Computation of α -percentile of Path Delays

Path delay is sum of gate delays


$$D_p = d_1 + d_2 + \cdots + d_n$$

- Using Central Limit Theorem
 - Path delay can be approximated as a Normal Random Variable for circuit depth of ~10
 - lacksquare -percentile of the path delay

$$egin{array}{lcl} z_{lpha}[D_p] &=& E[D_p] + \Phi^{-1}(lpha) \cdot \sigma(D_p) \ &=& \sum_{i \in p} E[d_i] + \Phi^{-1}(lpha) \cdot \left(\sum_{i,j \in p} C_{ij}
ight)^{0.5} \end{array}$$

Upper bound on α -percentile of path Delay

Potentially exponential number of paths in the number of nodes



Avoid enumerating all the paths by obtaining an upper bound on the $z_{lpha}[D_p]$ of path delay

$$z_{lpha}[D_p] = \sum_{i \in p} E[d_i] + \Phi^{-1}(lpha) \cdot \left(\sum_{i,j \in p} C_{ij}
ight)^{0.5}$$

Upper bound on

 $z_{lpha}[D_p]$

Simple upper bound on standard deviation of a path delay

$$\left(\sum_{i,j\in p}C_{ij}
ight)^{0.5}\leq \sum_{i\in p}\sigma(d_i)$$


Upper bound on the path delay,

Before
$$z_{lpha}[D_p] = \sum_{i \in p} E[d_i] + \Phi^{-1}(lpha) \cdot \left(\sum_{i,j \in p} C_{ij}
ight)^{0.5}$$
 After $z_{lpha}^U[D_p] = \sum_{i \in p} \left(E[d_i] + \Phi^{-1}(lpha) \cdot \sigma(d_i)
ight)$

Assign this delay to each gate

Advantages of using Upper Bound

- Transform the path based delay constraints into node based constraints
 - Path based constraint: Exponential in N
 - Node based constraints: Linear in N
- The optimal solution of the new problem is a feasible solution of the original problem



Convexity of Objective Function

General form of Mean and Second Moment of Leakage (a,b,c and d are positive)

$$\sum_{i \in N} k_i e^{\left((aL_{o,i}-b)^2-c\cdot V_o-d\cdot z_i
ight)}, ext{ where } z_i = \log w_i$$
Convex Function + Linear Function

- Exponential of a convex function is also convex
- Objective Function $\lambda \cdot \mu^2(\ell) + (1 \lambda) \cdot \sigma^2(\ell)$
 - Rewrite as $(2\lambda 1) \cdot \mu^2(\ell) + (1 \lambda) \cdot E[\ell^2]$
 - Convex for $0.5 \le \lambda \le 1.0$

Convexity of Delay Constraints


Delay constraints

$$z_{\alpha}^{U}[D_{p}] = \sum_{i \in p} \underbrace{\left(E[d_{i}] + \Phi^{-1}(\alpha) \cdot \sigma(d_{i})\right)}_{i \in p} \leq T_{req}$$

$$E[d_{i}] = \alpha \underbrace{\left(\frac{\beta_{1}}{w_{i}} + \beta_{2}\right) \frac{L_{o,i}V_{dd}}{(V_{dd} - V_{th,i})^{2}}}_{\left(V_{dd} - V_{th,i}\right)^{2}} \underbrace{\left(1 + \frac{(V_{dd} - V_{th,i})}{\gamma L_{o,i}}\right)}_{\left(V_{dd} - V_{th,i}\right)} \underbrace{\frac{1}{V_{dd} - V_{th,i}}}_{\left(V_{dd} - V_{th,i}\right)} \leq t_{i}$$
 Introduce variable t_{i}
$$\underbrace{\left(V_{dd} - V_{th,i}\right)}_{\left(V_{dd} - V_{th,i}\right)} = V_{alid} \text{ posynomial inequality}}_{\left(V_{dd} - V_{th,i}\right)}$$
 Convex Function


Experimental Results

- Compare the effect of different decision variables
 - GS: Gate Sizing
 - GSV: GS + Threshold Voltage Assignment
 - GSVL: GS + Thresh. Volt. + Gate Length Biasing
- Convex optimization problem solved using LANCELOT
- Single V_{th} , upto 30% gate length bias




Comparison of GS with GSV

■ Leakage savings with V_{th} and gate sizes as decision variables




Comparison of GSV and GSVL

■ Leakage savings with L_{eff} , V_{th} and gate sizes as decision variables



Leakage Delay Tradeoffs

Small increase in delay can provide significant reduction in leakage



Conclusions and Future Work


- Minimized leakage using GS, V_{th} and L_{eff} as decision variables
- Minimized both mean and variance of leakage
- Transformed the problem into a convex optimization problem
- Considerable leakage savings are obtained by introduction of V_{th} and L_{eff}

Thank You!

Questions and Answers

Tightness of the Upper Bound

■ Difference between true ■-percentile and upper bound ~ 5%




of the Longest Path

- Assign each gate its __percentile delay,
- Find the longest path using Dijkstra's Algorithm.


Optimization Algorithm

Algorithm used in Sapatnekar et al - TCAD'93.



Mean Variance Optimization

Yield limited by both: Delay and Leakage



$$\lambda \cdot \mu^2(\ell) + (1-\lambda) \cdot \sigma^2(\ell)$$