

Ultralow-Power Reconfigurable Computing with Complementary Nano-Electromechanical Carbon Nanotube Switches

Presenter: Tulika Mitra

Swarup Bhunia, Massood Tabib-Azar, and Daniel Saab

Electrical Eng. And Computer Science Dept.

Case Western Reserve University, Cleveland, USA

Email: {skb21, mxt7, dgs3}@case.edu

Outline

- Motivation and Background
- Device and Technology
- Circuit Implementation
- Architectural Fabric
- Modeling and Results
- Conclusion

Motivation and Background

- CMOS devices have served us marvelously for past four decades
- Intrinsic physical limitations of CMOS devices have emerged as barrier to further scaling
 - Increasing process variations
 - Reduced transconductance
 - Higher leakage due to increasing short-channel effect
- Alternative devices need to be explored with matching circuit design style and architectural framework
 - CNTFET
 - Molecular and macro-molecular electronics
 - Single Electron Transistor (SET)
 - Quantum Cellular Automata (QCA)

Motivation and Background


- Most of the emerging devices are prohibitive in terms of manufacturing cost or
- Does not allow a smooth transition from conventional CMOS

To overcome some of the limitations of emerging solutions:
We propose a novel device referred as -
Complementary
Nano Electro-
Mechanical Switch
(CNEMS)

CNTs


- One-dimensional molecular-scale structures
- CNTS can be single or multi-walled
- High thermal conductivity and stability
- Adjustable and interesting electrical properties
 - Electrical conductivity: Metallic or semiconducting
 - Electrical transport: Ballistic, no scattering
- Large Young's Modulus
- Can be grown and integrated with CMOS and other electronics

Prior Work: CNT-NEMS




APL'05

(a)



Nano Letters'06

(b)




Nano Letters'04

(c)

(a) Self-assembled switches based on electroactuated multi-walled nanotubes; (b) Single-walled nanotubes (SWNTs) suspended over shallow trenches in SiO₂, with a Nb pull electrode; (c) Three-terminal carbon nanorelay of a CNT cantilever beam switch.

Proposed Device and Technology




The central CNT (CNT1) is either touching the top (CNT2) or bottom (CNT3) carbon nanotube. The latching is caused by the van der Waals force and the energy stored in CNT1 is recovered when it is transitioned.

Complementary nano electro-mechanical switch (CNEMS).


CNEMS

Schematic of CNEMS switching cycles



- A voltage pulse (V_1) causes CNT1 to be attracted to CNT2.
- Upon touching, the van der Waals force latches CNT1 to CNT2.
- To transition the switch, CNT1 and CNT2 are connected together and a voltage pulse (V_2) is applied between CNT1 and CNT3.
- Unlatching of CNT1 from CNT2 and latching CNT1 to CNT3. $V_2 \ll V_1$ because the energy stored in CNT1 in (b) is recovered in (d).
- To reset, a bottom gate will be used to apply a voltage pulse to all CNTs

CNEMS




Switching characteristics of CNEMS ($L \sim 50\text{nm}$, $d_1 \sim 3.5\text{nm}$, $d_2 \sim 3\text{nm}$, and $d_{cnt} \sim 20\text{nm}$, and $d \sim 10\text{nm}$).

□ **Scaling Issues:** Clearly CNTs can be scaled down to 1nm diameter and sub-10nm lengths. The main constraints are:

- how large of an initial programming threshold voltages are allowed
- how precisely CNT length and CNT-CNT distances can be controlled in the fabrication process.

Carbon Nanotube Growth Process: SEM image






Carbon nanotubes (CNTs) grown using a metal-catalyzed (iron) chemical vapor deposition technique using C₂H₂ between two raised silicon posts. The self-aligned and welded CNTs can be grown into any layer that can withstand the growth temperature of 500-800° C.

CNEMS properties

- Ultra large scale integration
- Fabrication on the same substrate as CMOS
- Switching speed comparable to CMOS (~1 GHz)
- Virtually no leakage (negligible tunneling current)
- Ultra low transition power due to internal energy storage mechanism (Similar to Feynman'82 and Bennett'73 computation device)
- Latching mechanism allows every device to be used as a non-volatile memory cell

Circuit Design Style


																																																																										
	<table border="1"> <thead> <tr> <th>A</th> <th>B</th> <th>C</th> <th></th> </tr> </thead> <tbody> <tr> <td>0</td> <td>0</td> <td>0</td> <td>Open</td> </tr> <tr> <td>0</td> <td>0</td> <td>1</td> <td>Indet</td> </tr> <tr> <td>0</td> <td>1</td> <td>0</td> <td>B-C</td> </tr> <tr> <td>0</td> <td>1</td> <td>1</td> <td>A-C</td> </tr> <tr> <td>1</td> <td>0</td> <td>0</td> <td>A-C</td> </tr> <tr> <td>1</td> <td>0</td> <td>1</td> <td>B-C</td> </tr> <tr> <td>1</td> <td>1</td> <td>0</td> <td>Indet</td> </tr> <tr> <td>1</td> <td>1</td> <td>1</td> <td>Open</td> </tr> </tbody> </table>	A	B	C		0	0	0	Open	0	0	1	Indet	0	1	0	B-C	0	1	1	A-C	1	0	0	A-C	1	0	1	B-C	1	1	0	Indet	1	1	1	Open	<table border="1"> <thead> <tr> <th>A</th> <th>B</th> <th>C</th> <th>Out</th> </tr> </thead> <tbody> <tr> <td>0</td> <td>0</td> <td>0</td> <td>Open</td> </tr> <tr> <td>0</td> <td>0</td> <td>1</td> <td>Illegal</td> </tr> <tr> <td>0</td> <td>1</td> <td>0</td> <td>1</td> </tr> <tr> <td>0</td> <td>1</td> <td>1</td> <td>0</td> </tr> <tr> <td>1</td> <td>0</td> <td>0</td> <td>1</td> </tr> <tr> <td>1</td> <td>0</td> <td>1</td> <td>0</td> </tr> <tr> <td>1</td> <td>1</td> <td>0</td> <td>Illegal</td> </tr> <tr> <td>1</td> <td>1</td> <td>1</td> <td>Open</td> </tr> </tbody> </table>	A	B	C	Out	0	0	0	Open	0	0	1	Illegal	0	1	0	1	0	1	1	0	1	0	0	1	1	0	1	0	1	1	0	Illegal	1	1	1	Open
A	B	C																																																																								
0	0	0	Open																																																																							
0	0	1	Indet																																																																							
0	1	0	B-C																																																																							
0	1	1	A-C																																																																							
1	0	0	A-C																																																																							
1	0	1	B-C																																																																							
1	1	0	Indet																																																																							
1	1	1	Open																																																																							
A	B	C	Out																																																																							
0	0	0	Open																																																																							
0	0	1	Illegal																																																																							
0	1	0	1																																																																							
0	1	1	0																																																																							
1	0	0	1																																																																							
1	0	1	0																																																																							
1	1	0	Illegal																																																																							
1	1	1	Open																																																																							

Schematic of the CNEMS


Programming CNEMS

Logical behavior of CNEMS

CNEMS Circuits




**Configuration of a decoder
(2X4) for A=1, B=1,
implemented with CNEMS**



Design of a Look Up Table using CNEMS

CNEMS Sequential Element



An inverting clocked latch design using the CNEMS device. The complement of the data input at D is latched by the clock.

Latch storing logic 1 in response to a data value 0. Note that it is an inverting latch.

Latch storing logic 0.


Clk

In

Circuit Level Properties

- Conventional logic style using CNEMS is not feasible
 - However, each CNEMS can be used as non-volatile memory
 - Two CNEMS can make a sequential element (clocked latch)
 - Radiation hard (no “soft error”)
 - Negligible leakage in memory cell
 - Read/write speed is comparable to CMOS
 - Writing takes very little energy due to internal energy storage
-
- **CNEMS is suitable for LUT-based architecture**
 - Order of magnitude less “ON” resistance
 - No requirement of SRAM-cells for storing configuration
 - Instant-On Systems

Modeling and Simulation



The simple model of the switch that is used in circuit simulation

Table 1. Comparison of delay and power results between CMOS and CNEMS implementation

Circuit	Delay (sec)		Power (watt)			
	CNEMS	CMOS (70nm, 1V, 100°C)	CNEMS	CMOS (70nm, 1V, 100°C)		
				Dynamic	Leakage	Total
Ripple Carry Adder (4-bit)	6.125e-11	1.392e-10	58.38e-08	6.570e-06	8.972e-06	1.542e-05
Magnitude Comparator (4-bit)	7.877e-11	3.481e-11	18.07e-08	1.859e-06	2.689e-06	4.548e-06
Priority encoder (8:3)	5.252e-11	7.143e-11	23.63e-08	2.470e-06	3.328e-06	5.798e-06
Even Parity (8-bit)	6.127e-11	2.205e-10	29.19e-08	3.701e-06	4.903e-06	8.604e-06

Conclusion

- We have proposed a novel device: CNEMS, which shows promises as an alternative to CMOS at the end of its roadmap!
- Two important properties of CNEMS are:
 - Internal energy storage
 - Latching mechanism leading to non-volatile memory implementation
- Circuit design with CNEMS is proposed
 - Low power and robust logic and memory can be developed with CNEMS
 - CNEMS are also easily amenable for reconfigurable architectural fabric
- Accurate simulation models are being developed and fabrication of simple logic circuits are underway.