

# Design of Active Substrate Noise Canceller using Power Line di/dt Detector

[1D-5]

T. Kazama<sup>1</sup>, T.Nakura<sup>1</sup>, M.Ikeda<sup>1,2</sup>, K.Asada<sup>1,2</sup>

1.University of Tokyo 2. VLSI Design and Education Center (VDEC)

- Substrate noise degrades performance of analog circuits
- The techniques for suppression of substrate noise are not effective at high frequency
- Design of **feedforward active substrate noise canceller** is demonstrated
- $L_{\text{gnd}}(di/dt)$  is dominant in substrate noise
- Power line di/dt detector generates the anti-phase signals, and injected into the substrate

# Results

- The chip is fabricated by 0.35um CMOS process (1P3M VDD=3.3V)
- Measurement results show that the minimum point of substrate noise exists when the canceller is on
- Measurement results show that **10-62%** of the substrate noise reduction is achieved from 100MHz to 600MHz range