

# LeAF: A Leakage-Aware Floorplanner


Aseem Gupta  
Prof. Nikil Dutt  
Prof. Fadi Kurdahi  
Kamal Khouri, Ph.D.  
Magdy Abadir, Ph.D.



# Why worry about power? – Leakage Power

Year	2002	2005	2008	2011	2014
Power supply $V_{dd}$ (V)	1.5	1.2	0.9	0.7	0.6
Threshold $V_T$ (V)	0.4	0.4	0.35	0.3	0.25

As  $V_T$  is decreased to maintain noise margins and to meet frequency demands, the leakage current will increase leading to excessive battery draining.



...and phones leaky!



- Leakage power is more than 50% of the total power in many chips.
- Major component of leakage power is sub-threshold current.
- Sub-threshold leakage current is sensitive to temperature.
- Leakage power of an industrial core at 65nm:

Core	Case (Voltage)	Leakage Power (% of Total Power)	
		85 °C	105 °C
400 MHz	Worst (0.9V)	20%	46%
	Typical (1.0V)	17%	40%
	Best (1.1V)	25%	53%

- Leakage power more than doubles with a 20°C increase in the temperature of the die.

# Thermal Characteristics of a Chip

- Power densities are increasing with smaller geometries leading to increased chip temperatures.
- Temperature difference across a SoC can be as high as 50°C.
- The heat of a IP-block is not confined to itself and effects other blocks also:
  - Thermal Diffusion
  - Heat flows from high temperature block to low temperature blocks.
- Floorplan of SoC affects temperatures of the IP-blocks.

- Alpha 21364 Core with gcc benchmark

## Power Densities


FMap=0.026	IntMap=0.535	<b>0.137</b>	IntReg=2.798
			IntQ=0.137
FPMul=0.430	FPQ=0.017		
FPre=0.623 <b>0.623</b>			LdStQ=1.857
FPAAdd=0.430			ITB=0.320
Bpred=1.302		DTB=0.053	
Icache=0.641		Dcache=1.244	

## Temperatures

FMap=64.7	IntMap=77.5	<b>85.3</b>	IntReg=120.0
			IntQ=85.3
FPMul=69.5	FPQ=78.0		
FPre=73.5 <b>73.5</b>			LdStQ=96.9
FPAAdd=76.5			ITB=87.4
Bpred=85.7		DTB=83.9	
Icache=79.9		Dcache=95.3	

**Power densities don't necessarily map to temperatures**

# Temperature & Floorplans




- Thermograms for 2 floorplans of the same SoC look different.
- Significant temperature gradients across the SoC (45°C in right floorplan).
- Leakage power (Temperature dependent) for the two floorplans is different by about 10%.

- **Given:**

- Leakage power is highly dependent on temperature.
- Different blocks in a SoC are at different temperatures. The effect of thermal diffusion is very significant.
- There is an interdependency between SoC floorplan, temperature, and leakage power


- **How much is the impact of SoC floorplans on the leakage power?**
- **Can we optimize SoC floorplans for thermal-aware leakage power ?**

# Traditional Floorplanning









# Leakage Aware Floorplanning



**Minimum changes in any existing floorplanner's optimization algorithm**



A design has many different types of transistors (n,p /h,l,svt).



Thermal resistivity, thermal capacitance etc.

Leakage of each type of transistor has different sensitivity to temperature.


- All floorplanners' output is optimized for a Cost Function.
- Traditional floorplanner's Cost Function =  
 $f(\text{Area, Wire Length})$
- Cost Function of Leakage Aware Floorplanner =  
 $f(\text{Area, Wire Length, Leakage Power})$
- Leakage Aware Floorplanner additionally optimizes floorplans for temperature dependent leakage power which is estimated using STEFAL.
- Each parameter in the Cost Function has respective weights. Sum of all weights = 1.

# Thermal- vs. Leakage- Aware Floorplanning


- Related work focused on thermal-aware floorplanning:
  - Optimizes floorplans for peak temperature
    - > objective is to reduce the peak temperature of a SoC
  - Peak temperatures affect package design, reliability etc.
  - Reduction of peak temperatures ‘may or may not’ reduce the leakage power
  - It is different from leakage aware floorplanning.
- Leakage-aware floorplanning:
  - Optimizes floorplans for leakage power
    - > objective is to reduce the leakage power of a SoC

# Thermal- vs. Leakage- Aware Floorplanning

- Peak temperature and leakage of different floorplans
- No definite correlation between peak temperature and leakage power




# Positive feedback between Leakage & Temperature



During temperature dependent leakage estimation, this positive feedback cannot be ignored.


- **System Level Temperature- and Floorplan- Aware Leakage Power Estimator**
- Estimates the leakage power of a SoC:
  - Considers the candidate floorplan of the SoC
  - Considers the actual temperature profile of the SoC
  - Considers positive feedback between leakage and temperature

# Leakage Estimation with STEFAL







# Leakage Estimation with STEFAL




# Leakage Estimation with STEFAL



# Leakage Aware Floorplanning



- Leakage power variation: 190%!
- Even floorplans with 20% Inactive Area show a variation of 84% !
- All the floorplans shown in the results meet wire length constraints.



# Effect of the Positive Feedback Loop

- Run STEFAL on a floorplan and report leakage power numbers for each iteration.

Iteration Number of STEFAL	Output Leakage Power
1	X
2	X + 19.8%
3	X + 24.9%
4	X + 26.3%
5	X + 26.7%
6	X + 26.9%
7	<b>X + 26.9%</b>

- Emphasizes the importance of considering the positive feedback loop to reach steady state temperatures.

- Temperature sensitivity of leakage power cannot be ignored.
- Thermal diffusion has very significant impact on the block temperatures.
- Different floorplans have different temperature profiles → different floorplans have different leakage power
- SoC floorplans need to be optimized for leakage power.
- Design cost of leakage aware floorplanning is minimal.
- Leakage aware floorplanning has only 4% runtime overhead compared to traditional floorplanning.