An Architecture for Combined Test Data Compression and Abort-on-Fail Test

Erik Larsson and Jon Persson

Embedded Systems Laboratory
Department of Computer Science
Linköping University
Sweden



Purpose


Problems when testing ICs:

- Long test times
- High ATE memory requirement
- Low throughput
- + Multi-site testing increases throughput
- Requires ATE memory
- + Abort-on-fail testing lower testing times
- Test data volume remains large
- + Test data compression lower ATE memory
- MISRs cannot terminate immediately when a fault is detected
- Unknowns (X) must be handled

Aim: Define an architecture that allows:

- High degree of multi-site testing
- Test data volume compression, and
- 3. Abort-on-Fail testing

Purpose



Outline


- 1. Introduction
- 2. Prior Work
- 3. Test Architecture
- 4. Experimental Results
- 5. Conclusion


Testing





Given:


- DUT (Device-under-Test)
- ATE (Automatic Test Equipment)
- Test stimuli
- Test responses

































Testing




Good for diagnosis


Outline

- 1. Introduction
- 2. Prior Work
 - 1. Multi-site test
 - 2. Abort-on-fail test
 - 3. Test data compression
- 3. Test Architecture
- 4. Experimental Results
- 5. Conclusion

Multi-site test





























Multi-site Testing

Single-site




Multi-site



Multi-site Testing

Standard




Devices



TRICKE


ATE





Broadcast

Multi-site Testing




Purpose


Problems when testing ICs:


- Long test times
- High ATE memory requirement
- Low throughput
- + **Multi-site testing** increases throughput
- Requires ATE memory
- + Abort-on-fail testing lower testing times
- Test data volume remains large
- + Test data compression lower ATE memory
- MISRs cannot terminate immediately when a fault is detected
- Unknowns (X) must be handled


Aim: Define an architecture that allows:

- High degree of multi-site testing
- Test data volume compression, and
- 3. Abort-on-Fail testing












Test Scheduling

ATE (produced responses)






Fault at module E










Abort-on-Fail Testing




ATE (expected responses)

CPU B ogic2 Mem1

D Logic1 A

Abort-on-Fail Testing




ATE (expected responses)

CPU B Logic2 Mem1

C E

D Logic1 A

Abort-on-Fail Testing



Abort-on-Fail Testing

Without Abort-on-Fail


Time to determine a possible fault in module E

ATE (produced responses)

CPU B Logic2 Mem1
C E
D Logic1 A

Test time

With Abort-on-Fail




Abort-on-Fail Testing

- Spend less time on faulty circuits
- If the test fails, testing is aborted early
- Low-yielding and short tests should be performed early

Abortion Granularity






vector {stimuli} {expected response}


```
1 {111 110 000} {101 000 111}
2 {001 111 111} {100 011 010}
3 {000 000 000} {010 100 110}
```

Possible termination

- Per test
- Per vector
- Per clock cycle

Abortion Granularity






Purpose

Problems when testing ICs:

- Long test times
- High ATE memory requirement
- Low throughput
- + Multi-site testing increases throughput
- Requires ATE memory
- + Abort-on-fail testing lower testing times
- Test data volume remains large
- + Test data compression lower ATE memory
- MISRs cannot terminate immediately when a fault is detected
- Unknowns (X) must be handled

Aim: Define an architecture that allows:

- High degree of multi-site testing
- Test data volume compression, and
- 3. Abort-on-Fail testing




Test Data Compression

For all modules

- Fill test stimuli don't care bits
- Simulate to find test responses
- Compress test stimuli
- Design de-compression logic
- Design MISR

3



```
vector {stimuli} {expected response}
```

1 {1xx xx0 xxx} {x0x xxx x11} 2 {xx1 xx1 xxx} {1xx 0xx xxx}

 $\{0x0 xxx xxx\} \{xxx 1xx xxx\}$

vector {stimuli} {expected response}

{111 110 000} {x0x xxx x11} {001 111 111} {1xx 0xx xxx} {000 000 000} {xxx 1xx xxx}

Test Data Compression

- Fill test stimuli don't care bits
- Simulate to find test responses
- Compress test stimuli
- Design de-compression logic
- Design MISR

```
      vector {stimuli} {expected response}
      vector {stimuli} {expected response}

      1
      {111 110 000} {x0x xxx x11}
      1
      {111 110 000} {101 100 011}

      2
      {001 111 111} {1xx 0xx xxx}
      2
      {001 111 111} {100 010 010}


      3
      {000 000 000} {xxx 1xx xxx}
      3
      {000 000 000} {000 101 100}
```


Test Data Compression


- Fill test stimuli don't care bits
- Simulate to find test responses
- Compress test stimuli
- Design de-compression logic
- Design MISR


Test Data Compression


- Fill test stimuli don't care bits
- Simulate to find test responses
- Compress test stimuli
- Design de-compression logic
- Design MISR
























Test Data Compression


ATE (test stimuli)

Module under test MISR


De-compression

De-compression





Unknowns (X)



Expected response: 0

1

Purpose

Problems when testing ICs:

- Long test times
- High ATE memory requirement
- Low throughput
- + Multi-site testing increases throughput
- Requires ATE memory
- + Abort-on-fail testing lower testing times
- Test data volume remains large
- + Test data compression lower ATE memory
- MISRs cannot terminate immediately when a fault is detected
- Unknowns (X) must be handled


Aim: Define an architecture that allows:

- High degree of multi-site testing
- Test data volume compression, and
- 3. Abort-on-Fail testing

Outline

- 1. Introduction
- 2. Prior Work
- 3. Test Architecture
- 4. Experimental Results
- 5. Conclusion


Approach




Approach

Prior approach:





Proposed approach:



Approach

- Define Mask
- Fill all don't care bits
- Compress test stimuli, expected responses, and mask data
- Design de-compression logic

```
      vector {stimuli} {expected responses}
      empty mask

      1 {1xx xx0 xxx} {x0x xxx x11}
      {--- --- }

      2 {xx1 xx1 xxx} {1xx 0xx xxx}
      {--- --- }

      3 {0x0 xxx xxx} {xxx 1xx xxx}
      {--- --- }
```

Approach

- Define Mask
- Fill all don't care bits
- Compress test stimuli, expected responses, and mask data
- Design de-compression logic

```
      Responses
      Empty mask
      X becomes 0
      Defined mask

      {x0x xxx x11}
      {--- --- }
      {1|0 becomes 1
      {100 100 000}

      {xxx 1xx xxx}
      {--- --- }
      {000 100 000}
```

Approach

- Define Mask
- Fill all don't care bits
- Compress test stimuli, expected responses, and mask data
- Design de-compression logic

Approach

- Define Mask
- Fill all don't care bits
- Compress test stimuli, expected responses, and mask data
- Design de-compression logic

```
{compressed stimuli}
vector {stimuli} {expected responses} {mask}

1 {111 110 000} {000 000 111} {010 000 011}

2 {001 111 111} {100 000 111} {100 100 000}

3 {000 000 000} {100 100 111} {000 100 000}

{compressed stimuli}

{compressed responses}

{100 010 110}

{compressed mask}

{010 111 000}
```

Approach

- Define Mask
- Fill all don't care bits
- Compress test stimuli, expected responses, and mask data
- Design de-compression logic

3. Test Architecture **Application** SoC Decompress Module under test **ATE** Decompress Pass/Fail? Compare Decompress

3. Test Architecture **Application** SoC Decompress Module under test **ATE** 0 0Decompress Pass/Fail? Compare Decompress

3. Test Architecture **Application** SoC Decompress Module under test **ATE** 0 0 0Decompress Pass/Fail? Compare Decompress

3. Test Architecture **Application** SoC Decompress Module under test **ATE** 0 0 Decompress Pass/Fail? Compare Decompress

3. Test Architecture **Application** SoC Decompress Module under test **ATE** Decompress Pass/Fail? Compare Decompress

3. Test Architecture SoC **Application** Decompress Module under test **ATE** 0 0 Decompress Pass/Fail? Compare Decompress

3. Test Architecture **Application** produced response Mask: 1=care bit **Pass** 0=don't care. mask

expected (unmasked) response

3. Test Architecture SoC **Application** Decompress Module under test **ATE** 0 0 Decompress Scan out Fail Compare Decompress


Outline

- 1. Introduction
- 2. Prior Work
- 3. Test Architecture
- 4. Experimental Results
- 5. Conclusion


Experimental Setup

- ISCAS modules and an industrial design
- Facsmile coding; small decompression test program (88 bytes)
- Processor (on-chip or off-chip) for decompression and test evaluation
- Compression=(Original bits Compressed bits)/Original bits


Stimuli compression




Stimuli and responses compression




Stimuli, responses and mask compression




Multi-site Testing





ATE Memory Usage



5. Conclusions


Conclusions

Problems when testing ICs:

- Long test times
- High ATE memory requirement
- Low throughput
- Abort-on-Fail testing can reduce the test application times
- Test data compression can due reduce the ATE memory need
- Multi-site test requires ATE memory
- Defined: A SoC Test Compression Architecture for abort-on-fail testing and ATE memory minimization
 - Debug and diagnosis
 - Test data compression
 - Pass/fail test Abort-on-fail testing (clock cycle granularity)
 - 100% X-tolerant
 - Constant ATE memory requirement at multi-site test

5. Conclusions

Conclusions



First-silicon Ramp-up Volume production