

An Architecture for Combined Test Data Compression and Abort-on-Fail Test

Erik Larsson and Jon Persson

Embedded Systems Laboratory
Department of Computer Science
Linköping University
Sweden



Purpose

Problems when testing ICs:

- Long test times
- High ATE memory requirement
- Low throughput

+ **Multi-site testing** increases throughput

- Requires ATE memory

+ **Abort-on-fail testing** lower testing times

- Test data volume remains large

+ **Test data compression** lower ATE memory


- MISRs cannot terminate immediately when a fault is detected

- Unknowns (X) must be handled

Aim: Define an architecture that allows:

1. High degree of multi-site testing
2. Test data volume compression, and
3. Abort-on-Fail testing

Purpose



Outline

1. Introduction
2. Prior Work
3. Test Architecture
4. Experimental Results
5. Conclusion


1. Introduction

Testing

- Given:
 - DUT (Device-under-Test)
 - ATE (Automatic Test Equipment)
 - Test stimuli
 - Test responses



ATE



DUT



1. Introduction


Testing

vector {stimuli} {expected responses}

1 {111 110 000} {000 000 011}


2 {111 111 111} {111 000 000}

3 {000 000 000} {000 111 111}




1. Introduction

Testing




1. Introduction

Testing




1. Introduction

Testing




1. Introduction

Testing




1. Introduction

Testing




1. Introduction

Testing




1. Introduction

Testing




1. Introduction

Testing




1. Introduction

Testing



1. Introduction

Testing




1. Introduction

Testing

ATE (produced responses)

0	0	0	1	1	1	0	0	1
1	1	1	1	1	1	0	0	0
1	1	1	0	0	0	0	0	1



Faulty

0	0	0	1	1	1	0	0	0	Scan-chain1
1	1	1	1	1	1	0	0	0	Scan-chain2
1	1	1	0	0	0	0	0	1	Scan-chain3



Response: 3 2 1

ATE (expected responses)

0	0	0	1	1	1	0	0	0
1	1	1	1	1	1	0	0	0
1	1	1	0	0	0	0	0	1

Fault detected by vector 1.
Fault at flip-flop 3 in scan-chain 1


Good for diagnosis

Outline

1. Introduction
2. Prior Work
 1. Multi-site test
 2. Abort-on-fail test
 3. Test data compression
3. Test Architecture
4. Experimental Results
5. Conclusion



2. Prior Work

Multi-site test




2. Prior Work

Testing



Yes



ok?




No




2. Prior Work

Multi-site Testing

Single-site



Multi-site



2. Prior Work

Multi-site Testing

Standard

ATE




Devices




Broadcast

ATE



2. Prior Work

Multi-site Testing



Purpose

Problems when testing ICs:

- Long test times
- High ATE memory requirement
- Low throughput

+ **Multi-site testing** increases throughput

- Requires ATE memory

+ **Abort-on-fail testing** lower testing times

- Test data volume remains large

+ **Test data compression** lower ATE memory

- MISRs cannot terminate immediately when a fault is detected

- Unknowns (X) must be handled



Aim: Define an architecture that allows:

1. High degree of multi-site testing
2. Test data volume compression, and
3. Abort-on-Fail testing

2. Prior Work

Test Scheduling



ATE



2. Prior Work

Test Scheduling



ATE



2. Prior Work

Test Scheduling



ATE



2. Prior Work

Test Scheduling



ATE




2. Prior Work

Test Scheduling



ATE (produced responses)



Fault at module E





ATE (expected responses)




2. Prior Work

Abort-on-Fail Testing


ATE (stimuli)



ATE (produced responses)





ATE (expected responses)




2. Prior Work

Abort-on-Fail Testing


ATE (stimuli)



ATE (produced responses)





ATE (expected responses)




2. Prior Work

Abort-on-Fail Testing



ATE (produced responses)



Fault at module E




ATE (expected responses)




2. Prior Work

Abort-on-Fail Testing

Without Abort-on-Fail



With Abort-on-Fail



2. Prior Work


Abort-on-Fail Testing

- Spend less time on faulty circuits
- If the test fails, testing is aborted early
- Low-yielding and short tests should be performed early

2. Prior Work

Abortion Granularity

ATE (produced response)



vector {stimuli} {expected response}


1	{111 110 000}	{101 000 111}
2	{001 1 11 111}	{100 011 010}
3	{000 000 000}	{010 100 110}

Possible termination

- Per test
- Per vector
- Per clock cycle

2. Prior Work

Abortion Granularity



Purpose

Problems when testing ICs:

- Long test times
- High ATE memory requirement
- Low throughput

+ **Multi-site testing** increases throughput

- Requires ATE memory

+ **Abort-on-fail testing** lower testing times

- Test data volume remains large

+ **Test data compression** lower ATE memory

- MISRs cannot terminate immediately when a fault is detected


- Unknowns (X) must be handled

Aim: Define an architecture that allows:

1. High degree of multi-site testing
2. Test data volume compression, and
3. Abort-on-Fail testing

2. Prior Work

Test Data Compression




2. Prior Work

Test Data Compression


For all modules

- **Fill test stimuli don't care bits**
- Simulate to find test responses
- Compress test stimuli
- Design de-compression logic
- Design MISR



vector {stimuli} {expected response}

1	{1xx xx0 xxx}	{x0x xxx x11}
2	{xx1 xx1 xxx}	{1xx 0xx xxx}
3	{0x0 xxx xxx}	{xxx 1xx xxx}



vector {stimuli} {expected response}


1	{111 110 000}	{x0x xxx x11}
2	{001 111 111}	{1xx 0xx xxx}
3	{000 000 000}	{xxx 1xx xxx}

2. Prior Work

Test Data Compression

For all modules

- Fill test stimuli don't care bits
- **Simulate to find test responses**
- Compress test stimuli
- Design de-compression logic
- Design MISR


vector	{stimuli}	{expected response}		vector	{stimuli}	{expected response}
1	{111 110 000}	{x0x xxx x11}		1	{111 110 000}	{101 100 011}
2	{001 111 111}	{1xx 0xx xxx}		2	{001 111 111}	{100 010 010}
3	{000 000 000}	{xxx 1xx xxx}		3	{000 000 000}	{010 101 100}

2. Prior Work

Test Data Compression

For all modules

- Fill test stimuli don't care bits
- Simulate to find test responses
- **Compress test stimuli**
- Design de-compression logic
- Design MISR




2. Prior Work

Test Data Compression


For all modules

- Fill test stimuli don't care bits
- Simulate to find test responses
- Compress test stimuli
- **Design de-compression logic**
- **Design MISR**




2. Prior Work

Test Data Compression




2. Prior Work

Test Data Compression




2. Prior Work

Test Data Compression




2. Prior Work

Test Data Compression




2. Prior Work

Test Data Compression




2. Prior Work

Test Data Compression




2. Prior Work

Test Data Compression




2. Prior Work

Test Data Compression




2. Prior Work

Test Data Compression



2. Prior Work



Test Data Compression





2. Prior Work

Test Data Compression

MISR (produced)



MISR (expected)




Faulty module!

But where is the fault?


2. Prior Work

Test Data Compression



2. Prior Work

Unknowns (X)



Expected response: 0
X
1

Purpose

Problems when testing ICs:

- Long test times
- High ATE memory requirement
- Low throughput

+ **Multi-site testing** increases throughput

- Requires ATE memory

+ **Abort-on-fail testing** lower testing times

- Test data volume remains large

+ **Test data compression** lower ATE memory

- MISRs cannot terminate immediately when a fault is detected

- Unknowns (X) must be handled

Aim: Define an architecture that allows:


1. High degree of multi-site testing
2. Test data volume compression, and
3. Abort-on-Fail testing

Outline

1. Introduction
2. Prior Work
3. Test Architecture
4. Experimental Results
5. Conclusion

3. Test Architecture


Approach




3. Test Architecture

Approach

Prior approach:



Proposed approach:



3. Test Architecture


Approach

For all modules

- **Define Mask**
- Fill all don't care bits
- Compress test stimuli, expected responses, and mask data
- Design de-compression logic

vector {stimuli} {expected responses}

1	{1xx xx0 xxx}	{x0x xxx x11}
2	{xx1 xx1 xxx}	{1xx 0xx xxx}
3	{0x0 xxx xxx}	{xxx 1xx xxx}



empty mask

{--- --- ---}
{--- --- ---}
{--- --- ---}

3. Test Architecture


Approach

For all modules

- **Define Mask**
- Fill all don't care bits
- Compress test stimuli, expected responses, and mask data
- Design de-compression logic

Responses

{x0x xxx x11}
{1xx 0xx xxx}
{xxx 1xx xxx}




Empty mask

{--- --- ---}
{--- --- ---}
{--- --- ---}

X becomes 0

1|0 becomes 1



Defined mask

{010 000 011}
{100 100 000}
{000 100 000}

3. Test Architecture

Approach

For all modules


- Define Mask
- **Fill all don't care bits**
- Compress test stimuli, expected responses, and mask data
- Design de-compression logic

vector {stimuli} {expected responses}

1 {1xx xx0 xxx} {x0x xxx x11}

2 {xx1 xx1 xxx} {1xx 0xx xxx}

3 {0x0 xxx xxx} {xxx 1xx xxx}



{stimuli} {expected responses}

{111 110 000} {000 000 111}

{001 111 111} {100 000 111}


{000 000 000} {100 100 111}

3. Test Architecture

Approach

For all modules

- Define Mask
- Fill all don't care bits
- **Compress test stimuli, expected responses, and mask data**
- Design de-compression logic



3. Test Architecture


Approach

For all modules

- Define Mask
- Fill all don't care bits
- Compress test stimuli, expected responses, and mask data
- **Design de-compression logic**

3. Test Architecture


Application




3. Test Architecture

Application

ATE




SoC




3. Test Architecture

Application

ATE




SoC




3. Test Architecture

Application

ATE



SoC




3. Test Architecture

Application

ATE

-	-	-	-	-	-	0	1	1	0	1	0
-	-	-	1	0	0	0	1	0	1	1	0
-	-	-	0	1	0	1	1	1	0	0	0


SoC




3. Test Architecture

Application

ATE



SoC




3. Test Architecture

Application

produced response


1
1
0



1	1
0	1
0	0



1
X
X




1	1
X	X
X	X


Pass

mask

1
0
0




Mask:
1=care bit
0=don't care.



1	1
0	1
0	1



1
X
X




expected (unmasked) response

1
1
1


3. Test Architecture

Application

ATE



SoC



Decompress

Module under test

Decompress

1 1 0
1 0 0
1 1 0

Decompress

Compare

Scan out

Fail

Outline

1. Introduction
2. Prior Work
3. Test Architecture
4. Experimental Results
5. Conclusion


4. Experimental Results

Experimental Setup

- ISCAS modules and an industrial design
- Facsimile coding; small decompression test program (88 bytes)
- Processor (on-chip or off-chip) for decompression and test evaluation
- $\text{Compression} = (\text{Original bits} - \text{Compressed bits}) / \text{Original bits}$


4. Experimental Results

Stimuli compression




4. Experimental Results

Stimuli and responses compression




4. Experimental Results

Stimuli, responses and mask compression




4. Experimental Results

Multi-site Testing




4. Experimental Results

Multi-site Testing



4. Experimental Results

ATE Memory Usage



5. Conclusions

Conclusions

Problems when testing ICs:

- Long test times
- High ATE memory requirement
- Low throughput

- Abort-on-Fail testing can reduce the test application times
- Test data compression can reduce the ATE memory need
- Multi-site test requires ATE memory

- Defined: A SoC Test Compression Architecture for abort-on-fail testing and ATE memory minimization
 - Debug and diagnosis
 - Test data compression
 - Pass/fail test - Abort-on-fail testing (clock cycle granularity)
 - 100% X-tolerant
 - Constant ATE memory requirement at multi-site test

5. Conclusions

Conclusions

