

### The Engine of SOC Design

## **Customized Processors, Customized Interconnects**

**A Requirement for Next Generation Embedded Systems** 

David Goodwin, Chief Engineer ASP-DAC 2007



January 26, 2007

ASP-DAC 2007







# **Xtensa: Covering the Breadth of SOC Processor and RTL Demands**



- Tensilica's Xtensa provides the benefits of general-purpose and application-specific processors and software
- Xtensa provides communication and computation bandwidth of RTL

How does Xtensa do this?

**Configurable** – satisfy traditional processor requirements in application-specific way to minimize cost and power

**Extensible** – custom register files, operations, functional units, and pipelines allow RTL-like computation bandwidth.

# tensilica Configurable and Extensible



**ASP-DAC 2007** 

# tensilica Extensibility with Tensilica Instruction Extensions (TIE)



- Start with configured Xtensa core
- Add custom register files and state registers
  - Add custom data types with automatic C/C++ compiler support
- Add custom load/store instructions
  - 1 or 2 load/store units
  - Each up to 128-bit wide
- Add custom function units
  - Multi-cycle
  - SIMD
  - Up to 64 source, destination registers
- Create multi-issue VLIW datapath





From this single statement, Tensilica tools generate processor hardware, simulation and software development tool support for the new operation.



// C language syntax #include <xtensa tie="" tiefilename.h=""> int a, b;</xtensa>	
<pre> a = BYTESWAP(b);</pre>	
	Generate assembly
<pre>// Assembly language usage of instruction byteswap a2, a3</pre>	

- TIE Compiler updates all software tools (assembler, compiler, debugger, simulator, etc.) to recognize BYTESWAP operation
- Use intrinsics in C to use TIE operation
  - TIE also provides a way to have C/C++ compiler automatically recognize operations
- C compiler does scheduling and register allocation



- 3 line TIE description generates VLIW processor
  - Many variations possible
- 2 slots of Xtensa base ISA operations
  - Could also include custom operations
- Xtensa C/C++ compiler automatically discovers parallelism in C code and bundles operations into VLIW instructions

#### TIE for 2-Issue VLIW

format f64 64 { slot0, slot1 }

- slot\_opcodes slot0 { L32I, L32R, L16SI, L16UI, L8UI, S32I, S16I, S8I, MUL16S, MUL16U, MULL ABS, MAX, MAXU, MIN, MINU, NEG, EXTUI, SEXT, AND, OR, XOR, ADD, ADDI, ADDMI, ADDX2, ADDX4, ADDX8, SUB, SUBX2, SUBX4, SUBX8, SLL, SLLI, SRA, SRAI, SRC, SRL, SRLI, J, JX, BNEZ, BEQZ, BNE, BEQ, BLT, BGE, BGEZ, BLTZ, BGEU, BLTU, MOVI, MOV.N }
- slot\_opcodes slot1 { ABS, NEG, EXTUI, SEXT, ADD, ADDI, ADDMI, ADDX2, ADDX4, ADDX8, SUB, SUBX2, SUBX4, SUBX8, SLL, SLLI, SRA, SRAI, SRC, SRL, SRLI, MOVI, MOV.N }

#### Results

- 46% average performance increase compared to base-case (scalar) Xtensa on EEMBC Consumer Suite
- 12,500 gates more than base Xtensa
  - Approx 40K total gates
  - Includes 6-port base register file
- 325 MHz in 0.13 TSMC LV (worst case)
- Power: 0.16 mW/Mhz



## **Xtensa: A Superior Base Architecture**

And Extending the Processor Extends the Benefits

### **EEMBC Benchmark Results**

![](_page_10_Figure_4.jpeg)

All scores are Simulations of Licensable cores. All scores are EEMBC/ECL Certified. All scores "out of the box" except Xtensa with TIE (optimized) Per-MHz certified benchmark scores normalized to ARM = unit score of 1 for suitability in graphing. Competitive Data as of June 2006. Source: www.eembc.org January 26, 2007 ASP-DAC 2007

![](_page_10_Figure_6.jpeg)

tensilica Customized Interconnects

![](_page_11_Figure_1.jpeg)

#### Processor 1 drives data with interrupt handshake

#### Processor 1 drives data into processor 2 via queue

![](_page_11_Figure_4.jpeg)

Producer Processor 2 2 Consumer Processor 2 Consumer Processor 2 Consumer

Processor

Consumer

Processor

Hardware queues with addressing

#### Direct interface with hardwired logic functions

Address

![](_page_11_Figure_7.jpeg)

January 26, 2007

## tensilica Xtensa Interfaces & Memory Sub-System

![](_page_12_Figure_1.jpeg)

# **tensilica** Unlimited Unconventional I/O: Xtensa Port, Queue, & Lookup Interfaces

- Connect wires, queues, RAM tables directly to processor data path –Enables RTL replacement with a Xtensa processor without changing the interface to the rest of the RTL blocks
- Read/write to I/O ports, queues, lookups & operate on data in same cycle
  - -No load or store instructions required to directly access data
- Synchronization is built-in
  - -Automatic processor stall on empty input queue or full output queue

![](_page_13_Figure_6.jpeg)

# tensilica An example of interfacing to external RTL logic using Ports and Queues

![](_page_14_Figure_1.jpeg)

- Use a TIE Queue to send the decoded audio stream to the DAC via the I<sup>2</sup>S Interface
- Use TIE Ports to exchange control signals with I<sup>2</sup>S interface logic
- Interface directly with other RTL blocks through ports and queues
  - No need to go through processor system interface

### tensilica Example: Cisco Multi-Processor NPU 188 Xtensa per chip in *Cisco CRS-1 Terabit Router*

![](_page_15_Figure_1.jpeg)

188 Xtensa network processing cores per Silicon Packet Processor. Up to 400,000 processors per system

![](_page_15_Picture_3.jpeg)

![](_page_15_Picture_4.jpeg)

# tensilica Example: EPSON's REALOID Printer SOCs

#### Heterogeneous, asymmetric, 6 Xtensa core design

![](_page_16_Picture_2.jpeg)

![](_page_16_Figure_3.jpeg)

For more details, see the EPSON presentation from the 2006 Nikkei Electronics Processor Symposium / Multi-Core Expo Japan

ASP-DAC 2007

![](_page_17_Picture_0.jpeg)

![](_page_17_Picture_1.jpeg)

![](_page_17_Picture_2.jpeg)

First High-Definition Camcorder

![](_page_17_Picture_4.jpeg)

![](_page_18_Picture_0.jpeg)

- Xtensa processor covers breadth of SOC system requirements
- Customized processors match application computation, size, and power requirements
- Customized interconnects match system communication requirements