#### A Design- for-Diagnosis Technique for Diagnosing Integrated Circuit Faults with Faulty Scan Chains

Fei Wang, Yu Hu, Huawei Li and Xiaowei Li Key Laboratory of Computer System and Architecture, Institute of Computing Technology Chinese Academy of Science, Beijing, China



- Introduction
- Background
- Proposed Technique
- Experimental Results
- Conclusion

#### Introduction

 Design for Diagnosis Methodology to reduce the complexity of diagnosis Why diagnosis with faulty scan chain Scan is a widely used design-for-testability technique to improve test quality Scan chains may occupy 30% silicon area [Kundu 94] accounts for almost 50% of chip failures [Yang 05] ♦ Defects can occur in scan chains Chips with faulty chains fail production diagnosis ♦ To improve yield Must identify source of problem

#### **Previous Research**

#### Hardware solutions


- Partner scan chain [Schafer 92]
  Insert XOR gates into scan chain [Edirisooriya 95]
  Modify scan cell design [Narayanan 97][Wu 98]
  diagnosis quality can be guaranteed
  diagnosis process is time efficient
  Software solutions
- Inject-and-Evaluate methods [Stanley 01][Guo 01][Li 05]
- Statistical method [Huang 03]
- ◆ IDDQ method [Hirase 99][Song 04]
- No area and routing overhead

#### **Helix Scan**

#### • Features


- Diagnose faulty scan chain precisely and efficiently
- Diagnose the combinational circuits with faulty scan chains
- Basic Flow
  - Locate the faulty scan cell
  - Transform diagnosis patterns according to faulty position
  - Run load-capture-unload process by "+" and "-" operation

- Introduction
- Background
- Proposed Technique
- Experimental Results
- Conclusion




Upstream	Cell 5, Cell 4
Downstream	Cell 2, Cell 1, Cell 0
Even chain	Cell 4,Cell 2, Cell 0
Odd chain	Cell 5, Cell 3, Cell 1
EU/OU	Cell 4/Cell 5
ED/OD	Cell 2, Cell 0/ Cell 1


- Introduction
- Background
- Proposed Technique
  - Architecture of Helix Scan
  - Helix Scan chain fault diagnosis
  - Combinational circuit diagnosis with faulty Helix Scan chain
- Experimental Results
- Conclusion



- Introduction
- Background
- Proposed Technique
  - Architecture of Helix Scan
  - Helix Scan chain fault diagnosis
  - Combinational circuit diagnosis with faulty Helix Scan chain
- Experimental Results
- Conclusion


### Helix Scan Chain Fault Diagnosis





Combinational Circuit Diagnosis with Faulty Helix Scan Chain

Objective Pattern: 0011,1100



Clock:	1	2	3	4
Operation:	+	+		+
Odd Chain:	1	0	1	0
EU:	X	X	X	X
ED:	x	X	0	0

- Introduction
- Background
- Proposed Technique
- Experimental Results
- Conclusion


# Experiment

- Evaluate the latency of HS cell in Function mode and Scan mode in 0.13um technology.
- experiments are performed on ISCAS'89 to evaluate the area overhead
- experiments are performed on ISCAS'89 to evaluate the routing overhead


#### latency of HS cell

• The HS cell is 20ps later than the DFF


- the falling time of HS cell is about 60ps latter than traditional DFF
- The rising time of HS cell is about 20ps later than traditional DFF



#### **Comparison of Area Overhead**



### **Comparison of Routing Overhead**



# Comparison Diagnosis Resolution with Software Solutions

CUD	s5378		s9234		s13207		s15850		s38584			
	HS	[3]	[4]	HS	[3]	[4]	HS	[3]	HS	[3]	HS	[3]
SA0	1/1	1.0/2	1.6/5	1/1	1.1/2	1.5/4	1/1	1.2/7	1/1	1.1/2	1/1	1.0/2
SA1	1/1	1.0/1	1.3/4	1/1	1.1/2	1.5/4	1/1	1.2/5	1/1	1.1/2	1/1	1.0/2

(Average/Worst)

- Introduction
- Background
- Proposed Technique
- Experimental Results
- Conclusion

# Conclusion

#### • Helix Scan

Proposed a novel scan architecture
Precisely diagnose the fault in scan chain
Diagnose the combinational circuit with faulty scan chains
compatible with conventional scan-based design

# Thank You !!!



