Scalable Unified Dual-Radix Architecture for Montgomery Multiplication in GF(P) and GF(2ⁿ)

Kazuyuki TANIMURA,

Ryuta NARA, Shunitsu KOHARA, Kazunori SHIMIZU, Youhua SHI, Nozomu TOGAWA, Masao YANAGISAWA, Tatsuo OHTSUKI

Department of Computer Science, Waseda University

Outline

Introduction

- Montgomery Multiplication
- Proposed Montgomery Multiplier
- Experimental Result
- Conclusion

Introduction

• Elliptic Curve Cryptography (ECC)

OPublic-key Cryptography

- OSecurity level
 - ECC with 160-bit key = RSA with 1024-bit key

OArea and operation-time efficient hardware can be implemented

 Montgomery multiplication
 Most dominant arithmetic operation



Montgomery Multiplication

- Input: A, B
- Output: C=A•B•2⁻ⁿ mod P
 - P: parameter of ECCn: bit width of P

INPUT:
$$A = (a_{m-1}, \dots, a_1, a_0)_{2^k}, B, p \ (0 \le A, B < P)$$

INPUT: $q = -P^{-1} \mod 2^k$
OUTPUT: $C = AB2^{-n} \mod P$
 $C := 0$
for $i = 0$ to $m - 1$
 $t_i := (c_0 + a_i b_0) q \mod 2^k$
 $C := (c_i + a_i b + t_i P)/2^k$
if $(C > P)$ then $C := C - P$



Scalable Montgomery Multiplication

Bit width of operands

Ovaries from 160 to 256 bits depending on security levels

Scalability

ODivide operands by 64bits

 Use 64-bit × 64-bit multiplier iteratively

ORadix-2⁶⁴ architecture



High Radix vs. Low Radix

Radix(=2^k)

OLow radix: $2^{1} \sim 2^{3}$ [2

- Short delay time
- More clock cycles is required

OHigh radix: 2¹⁶~2⁶⁴ [3,5]

- Long delay time
- Fewer clock cycles is required

The total operation time of high radix architecture is shorter

 Decreasing the clock cycles affects the total operation time more than the delay time does

Galois Field

- The operands of Montgomery multiplier are in...
 - OGF(P): Prime field
 - P is a 160~256-bit prime number
 - E.g. 010b+011b=101b
 - OGF(2ⁿ): Binary extension field
 - n is a 160~256-bit number
 - Addition is defined as XOR
 - E.g. 010b+011b=001b

Unified Montgomery Multiplier

- Elliptic curve-based signature scheme EC-DSA[1] is standardized in both GF(P) and GF(2ⁿ) fields
- Unified Montgomery Multiplier [2,5,6,7]:
 Can compute both GF(P) and GF(2ⁿ) numbers
 - [1] National Institute of Standards and Technology, 2001
 - [2] D. Harris et al., Proc. of the 17th IEEE Symposium on Computer Arithmetic, 2005
 - [5] A.Sato et al., IEEE Transactions on Computers, 2003
 - [6] E. Savas et al., Proc. of 2nd CHES, 2000
 - [7] E. Savas et al., IEE Proc. of Computers and Digital Techniques, 2004

Problem of Unified Architecture

• Delay time difference between GF(P) and $GF(2^n)$ circuits

Delay of the circuit
 GF(P) > GF(2ⁿ)



Delay time difference GF(2ⁿ) and GF(P)

The larger radix, the longer delay time difference
 The merit (short delay) of GF(2ⁿ) is ruined in unified architecture



Proposed Montgomery Multiplier

- Scalable
- Unified: GF(P) and GF(2ⁿ)
- Dual-radix
 OGF(P): radix-2¹⁶ × 4units
 OGF(2ⁿ): radix-2⁶⁴
 - Applying lower radix to GF(P) enables to reduce its delay as long as GF(2ⁿ)
 - Reduce the clock cycles in GF(P) by computing in 4 parallel



Delay time difference between GF(P) and GF(2ⁿ)

 Delay time of radix-2¹⁶ multiplier in GF(P) is as long as that of radix-2⁶⁴ multiplier in GF(2ⁿ)



Implementation

- Described in VHDL
- Synthesized using DesignCompiler
- Library
 STARC90nm process library



Comparison in Operation Time

Ref.	Tech.	Field	Frequency	Radix	256-bit time
This	90n	GF(P)		2 ¹⁶	<mark>0.23</mark> μs
work	m	GF(2 ⁿ)		2 ⁶⁴	63 ns
[5]	0.13	GF(P)	137.7 MHz	2 ⁶⁴	0.36 μs
	μ m	GF(2 ⁿ)	510.2 MHz	2 ⁶⁴	88 ns

- Proposed Montgomery multiplier in GF(P) is 11% faster at 510.2MHz
- Dual-radix approach requires more clock cycles, but parallel architecture can cancel them out.

- [5] A.Sato et al., IEEE Transactions on Computers, 2003

Comparison in Area



Area of ALU+Controller is 29% of [5], 103% of [7]

- [5] A.Sato et al., IEEE Transactions on Computers, 2003

- [7] E.Savas et al., Computers and Digital Techniques, 2004

Conclusion

- Scalable Unified Dual-Radix Montgomery Multiplier
 - Applying lower radix to GF(P) enables to reduce its delay as long as GF(2ⁿ)
 - OReduce the clock cycles by parallel architecture in GF(P)
 - OThe area of logic part in proposal is almost same or smaller than other approaches.

OCan drive both field multipliers at same frequency, which will result in shortening encryption and decryption time

Thank you

Kazuyuki TANIMURA

tanimura@yanagi.comm.waseda.ac.jp

Appendix

Previous Works

 Radix-2⁶⁴ approach in [5] is the fastest Montgomery multiplier

 [5] applied Finely integrated operand scanning method (FIOSM) as an algorithm proposed in[11]

[5] A.Sato et al., IEEE Transactions on Computers, 2003
[11] C.K.Koc et al., IEEE Micro, 1996

Scalable Algorithm in GF(P)

 FIOSM[5,11]
 Double loop
 Clock cycles increase proportionally to m², where m is the number of digits

- E.g. 160=5·32
- n=m·k
 - n: bit width of operands
 - m:number of digits
 - k: bit width of digits

INPUT: $A = (a_{m-1}, \dots, a_1, a_0)_{2^k}$ INPUT: $B = (b_{m-1}, \dots, b_1, b_0)_{2^k}$ INPUT: $P = (p_{m-1}, \dots, p_1, p_0)_{2^k}$ $(0 \le A, B < P)$ INPUT: $q = -P^{-1} \mod 2^k$ OUTPUT: $C = AB2^{-n} \mod P$ C := 0

for
$$i = 0$$
 to $m - 1$
 $z := 0$
 $t_i := (c_0 + a_i b_0) q \mod 2^k$
for $j = 0$ to $m - 1$
 $S := c_j + a_i b_j + t_i p_j + z$
if $(j \neq 0)$ then $c_{j-1} := S \mod 2^k$
 $z := S/2^k$
 $c_{m-1} := z$
if $(C > P)$ then $C := C - P$

Scalable Algorithm in GF(2ⁿ)

FIOSM[5,11]	
ODouble loop	INPUT: $A(x) = (a_{m-1}, \dots, a_1, a_0)_{x^r}$ INPUT: $B(x) = (b_{m-1}, \dots, b_1, b_0)_{x^r}$
OClock cycles	INPUT: $P(x) = (p_{m-1}, \dots, p_1, p_0)_{x^r}$ INPUT: $p(x) = P(x)^{-1} \mod x^r$
increase	$\begin{array}{l} \text{NHO1:} q\left(x\right) = P\left(x\right) \text{mod } x \\ \text{OUTPUT:} \ C\left(x\right) = A\left(x\right) B\left(x\right) x^{-n} \ \text{mod} \ P\left(x\right) \\ \hline \end{array}$
proportionally to m ²	C(x) := 0 for $i = 0$ to $m - 1$
OSame as GF(P)	z(x) := 0 $t_i(x) := [c_0(x) + a_i(x) b_0(x)] q(x) \mod x^r$
except final	for $j = 0$ to $m - 1$ $S(x) := c_j(x) + a_i(x) b_j(x) + t_i(x) p_j(x) + z(x)$
subtraction is not	if $(j \neq 0)$ then $c_{j-1}(x) := S(x) \mod x^r$ $z(x) := S(x) \sqrt{x^r}$
required	$c_{m-1}(x) := z(x)$

Previous Approaches for Reducing The Delay in GF(P)

- Drive GF(P) circuit slower than GF(2ⁿ)[5]
 Clock dividers are needed to change the field
- Use lower radix for GF(P) and reduce the delay of the GF(P) circut[7]

OClock cycles increase dramatically

- [5] A.Sato et al., IEEE Transactions on Computers, 2003

- [7] E.Savas et al., Computers and Digital Techniques, 2004

Block Diagram of the Proposal

• 64-bit multiplier in GF(2ⁿ)

4 16-bit multipliers in parallel in GF(P)



Waseda University – ASP-DAC2008

Reduce Clock Cycles

Reduce the clock cycles with 4 parallel architecture in GF(P)



Comparison in Clock cycles

Deference	Number of Clock cycles		
Relefence	GF(P)	GF(2 ⁿ)	
This work	165	45	
[5]	49	45	

- In GF(P), proposal requires 3.4 times more clock cycles than [5] does because [5] applies larger radix
- However, frequency of proposal in GF(P) reaches 3.7 times faster than that of [5], so that proposed Montgomery multiplier is faster
 - [5] A.Sato et al., IEEE Transactions on Computers, 2003

Future Work

 Incorporate the proposed multiplier into the entire cryptographic system

Implement the multiplier into cryptographic system LSIs

