Hardware-dependent Software Synthesis for Many-Core Embedded Systems

Samar Abdi, Gunar Schirner, Ines Viskic, Hansu Cho, Yonghyun Hwang, Lochi Yu, Daniel Gajski

Presenter: Samar Abdi

Center for Embedded Computer Systems

University of California, Irvine

http://www.cecs.uci.edu

Outline

- Motivation for many-core HdS synthesis
- Model based approach to system synthesis
- HdS synthesis for TLM (Front-End)
- HdS synthesis for PCAM (Back-End)
- Embedded System Environment (ESE)
- Experimental results for MP3 decoder example
- Conclusion

System Design Trend



Motivation for Many-Core HdS Synthesis

- Multi-core and many-core HW platforms
  - Technology scaling is limited
  - Better throughput, lower power with parallel execution
  - Heterogeneous systems required for efficient execution
- Automatic HdS synthesis
  - Multipurpose, complex applications
  - Flexible HW platforms that vary across application domains
  - Short time to market
- Approach: Model based synthesis
  - Executable models at various abstraction levels
  - Formalized model semantics
  - Layered HdS structure

Model Based Synthesis

- Benefits
  - Faster design/simulation/validation at higher abstraction
  - Early application development
  - Rapid design space exploration
  - Automatic synthesis
    - reduces probability of error vs. manual implementation
    - Increases designer productivity
- Challenges
  - Identifying the “right” abstraction levels
  - Formal model semantics at each abstraction level
  - Methods and tools for
    - Application development
    - SW/HW synthesis
    - Model debugging and analysis

Model Abstractions (with Respect to OSI)



6

System Synthesis Flow



Front End Design Flow



Outline

- Motivation for many-core HdS synthesis
- Model based approach to system synthesis
- HdS synthesis for TLM (Front-End)
- HdS synthesis for PCAM (Back-End)
- Embedded System Environment (ESE)
- Experimental results for MP3 decoder example
- Conclusion

Application Model



- **Application Spec Model: set of communicating processes**
  - Executes on a simulation kernel (eg: SystemC) – No HdS
  - Process functionality defined using C/C++
  - Blocking channels and non-blocking variables

10

Platform Architecture



- **Netlist of SW processors, HW, Buses and interfaces**

11

Input: System Definition



System Definition* = *Platform* + *Application + Mapping

12

Computation Timing Estimation



- DFG scheduling to compute basic block delay
- RTOS model added for PEs with multiple processes

Communication Timing Estimation



- **Protocol model used to estimate synchronization, arbitration and transfer**
- **Timing is annotated in bus channel and HdS model**

Output: SystemC Timed TLM



TLM Semantics

- Application code → sc_thread
- Processing element → sc_module
- OS Model → sc_module
- Bus → sc_channel
- Memory → Array inside sc_module
- Transducer→ FIFO channel+sc_process

Transaction Level HdS Model



- **Routing and packeting layers of HdS generated in TLM**

HdS Layers in TLM



- **Bus channel model provides basic transaction services**
- **Synchronization and transfer is modeled in SW core**

TLM vs. Traditional Models

TLM: Transaction Level Model
ISM: Instruction Set Model
PCAM: Pin/Cycle Accurate Model



Time and accuracy trade off among different models

Outline

- Motivation for many-core HdS synthesis
- Model based approach to system synthesis
- HdS synthesis for TLM (Front-End)
- HdS synthesis for PCAM (Back-End)
- Embedded System Environment (ESE)
- Experimental results for MP3 decoder example
- Conclusion

Back End Synthesis Flow



Cycle-Accurate Software Synthesis



Cycle-Accurate Hardware Synthesis



Cycle-Accurate Interface Synthesis



Pin/Cycle-Accurate Model (PCAM)



PCAM is input for fast prototyping with FPGAs or implementation with ASIC design tools

Pin and Cycle Accurate Model (PCAM)



- Sync. and transfer layers of HdS generated in PCAM
- Application, System libs and HdS is cross-compiled

HdS Layers in PCAM



- **Synchronization and transfer models are replaced with core, platform and application-specific HdS**

Summary of HdS Layers

- **Routing**
  - Statically decided for each channel
  - Transducer request code is generated if necessary
- **Packeting**
  - packet size is minimum buffer size in route
  - Message is divided into synchronized packet transactions
- **Synchronization**
  - Interrupt handlers and flags are generated per channel
  - Polling addresses and frequencies are selected per channel
- **Data transfer**
  - Addressing is defined per channel-per bus-segment
  - Core-specific read-write methods are created

Outline

- Motivation for many-core HdS synthesis
- Model based approach to system synthesis
- HdS synthesis for TLM (Front-End)
- HdS synthesis for PCAM (Back-End)
- Embedded System Environment (ESE)
- Experimental results for MP3 decoder example
- Conclusion

Embedded System Environment



Available for download at http://www.cecs.uci.edu/~ese

MP3 Decoder Application

- **Functional block diagram (major blocks only)**



- **Application features**
  - **12K lines of C code**
  - **IMDCT and DCT are compute intensive**
    - **Candidates for HW implementation**
  - **Left channel and right channel are data independent**
    - **Concurrent execution possible**

Platform 1: SW + 1DCT



Platform 2: SW + 2DCT



Platform 3: SW + 2IMDCT



Platform 4: SW + 2DCT + 2IMDCT



ESE System Specification



ESE TLM Simulation



ESE Generated PCAM



ESE Generated HdS Code



PCAM Prototyping and Execution



Manual vs synthesized HdS

	Design	Code size (in lines) (% diff.)	Development Time (% diff.)
Manual HdS Coding	SW+1DCT	162	5 h + 2 h
	SW+2DCT	192	5 h + 2.5 h
	SW+2IMDCT	192	5 h + 2.5 h
	SW+2DCT+2IMDCT	252	5 h + 3.5 h
Automatic HdS Synthesis	SW+1DCT	168 (+3.70%)	5 h + 0.14 s (-28%)
	SW+2DCT	208 (+8.33%)	5 h + 0.14 s (-33%)
	SW+2IMDCT	208 (+8.33%)	5 h + 0.14 s (-33%)
	SW+2DCT+2IMDCT	288 (+13.83%)	5 h + 0.14 s (-37%)

- Synthesized HdS is marginally larger than manual code, with identical performance
- Manual development time
  - Platform design (5 hours), HdS implementation (2-4 hours vs. <1 sec)
  - Overall development time savings of 33% on average
- Higher productivity gain for more complex examples

Conclusion

We presented a model based design methodology which:

- supports HdS synthesis for heterogeneous many-core platforms
- contains well defined system models at 3 abstraction levels
- Supported by ESE toolset , available for free download

Results of HdS synthesis for MP3 decoder example:

- Over 30% reduction in overall design time
- Code quality comparable to manual implementation

Future work:

- Extend design framework with to security oriented application models
- Provide support for platform templates for real-time architectures

Thank You

Visit http://www.cecs.uci.edu/~ese