| Title | (Keynote Address) Automated Synthesis and Verification of Embedded Systems: Wishful Thinking or Reality? |
| Author | Wolfgang Rosenstiel (Wilhelm-Schickard-Institute for Informatics, Univ. of Tuebingen, Germany) |
| Detailed information (abstract, keywords, etc) | |