Rapid Prototyping on a Structured ASIC Fabric

Steve C.L. Yuen¹, Yan-Qing Ai¹, Brian P.W. Chan¹, Thomas C.P. Chau², Sam M.H. Ho¹, Oscar K.L. Lau¹ *Supervisor:* Oliver C.S. Choy¹, Philip H.W. Leong³, Kong-Pang Pun¹

¹ Department of Electronic Engineering, The Chinese University of Hong Kong
² Department of Computer Science and Engineering, The Chinese University of Hong Kong
³ School of Electrical and Information Engineering, University of Sydney
Contact: cschoy@ee.cuhk.edu.hk / clyuen@ee.cuhk.edu.hk

- Structured ASIC (SASIC) is intermediate silicon product between ASIC and FPGA.
- Structured ASIC reduces the development cost by <u>sharing</u> between customers:-
 - Mask set NRE
 - IPs
 - R&D effort
 - Risk for re-tapeout
 - Time-to-market

2010.01

All rights reserved to CUHK (ASP-DAC 2010 4D-20)



The Chinese Universit

Source: Lach, J., Application-Specific Product Generics, IEEE Computer, Volume 42, Issue 8, Aug 2009 Page(s): 64-74



Source: http://www.faradaytech.com/html/products/structuredASIC.html Department of Electronic Engineering

ARCHITECTURE AND DEVICE

- Three types of structured elements
 - Lookup Table (LUT)
 - Sequential element, e.g. D-type Flipflop
 - Embedded block, e.g. RAM/ROM

- Programmability
 - M3, VIA3 and M4 (cell programming and routing)

The Chinese Universit

of Hong Kong

 Upper layers (VIA4 to M7) are optional for routing





Source: http://www.faradaytech.com/html/products/structuredASIC.html

All rights reserved to CUHK (ASP-DAC 2010 4D-20)



LIBRARY FEATURE

- ➤ 3-input Look Up Table (LUT) cells
- Scan flip-flop with async. set and reset
- Filler cells and Antenna diode for design rule fix
- Metal 3 to metal 4 for cell programming and routing
- Clock-gating latch, latch, tri-state buffer and inverter support
- Cell density 20 KLUT/sq. mm @0.13um

Cell delay 0.4ns



All rights reserved to CUHK (ASP-DAC 2010 4D-20)

BENCHMARK CIRCUIT

Applications

- miniRTL A part of a LED backlit controller circuit
- MCNC The largest from the MCNC benchmark suite
- Mathcore A custom wrote math circuit consisting several DesignWare cores (32-bit fixed and floating point adder, multiplier)
- NOVA (M4/M5) A low power H.264 decoder, using M4/M5 as top metal (2 or 3 routing layer)
- F16 A small size 16-bit processor core
- T80 A 8-bit microcontroller with tri-state bus and clockgating logics from Opencores
- sparcFPU The floating-point unit from the OpenSparc core (64-bit)

Summary

- Good for applications up to 120MHz
- Achieve 0.7x speed, with 4x area gain typically, comparing to ASIC 0.13um std-cell library.
- 46%-60% of TAT time saved



The Chinese University





2010.01

All rights reserved to CUHK (ASP-DAC 2010 4D-20)



- Purpose: evaluate the mapping methodology and scan(test) capability
- Chip description
 - Process: UMC 0.13um MS/LOGIC 1P8M2T
 - Application: Active dynamic LED backlight controller (computationally intensive part)
 - Target Speed: 100Mhz
 - Equivalent gate count: 3.6K
 - Area :

0.157 sq. mm

 Chip utilization: 82%

2010.01

All rights reserved to CUHK (ASP-DAC 2010 4D-20)



The Chinese University

Screen capture of configurable cell in transmission gate technology



Screen capture of Layout TO2:hermes



ASTRI BLED APPLICATION

Active Dynamic LED Backlight (BLED), for SoC implementation

	SASIC	ASIC	BLED res display
Alea (sq. mm)	0.157	0.045	K
Max. operating frequency (MHz)	100	118	
Density (per sq. mm)	20 KLUT	250 Kgate	
Chip density (utilization)	82%	80.5%	
Routing layers	2 (M3-M4)	3 (M2-M4)	
Number of mask for change of design	3	All	

Simulated output



SUMMARY

- Lower NRE costs (about 1/6 of first design)
- Lower design risk because of proven silicon and regular fabrication structure
- Fast turn-around-time (about 1/3 of ASIC fabrication time)
- Comparable performance (speed and power consumption) as standard cells
- Verified on and estimated for 0.13um CMOS process
- Adopts the commercial timing-driven (Cadence Encounter) PnR flow with custom plug-ins.
- > NO custom logic synthesizer, placer, or router required
- Source code is open to the user



SEM photos of TO-1:meh for cell characterization



All rights reserved to CUHK (ASP-DAC 2010 4D-20)

