

A High Performance Low Complexity Joint Transceiver for Closed-Loop MIMO Applications


Jian-Lung Tzeng, Chien-Jen Huang, Yu-Han Yuan, and Hsi-Pin Ma

Department of Electrical Engineering National Tsing Hua University, Hsinchu, Taiwan



Motivation


- Joint Transceiver Design for Closed-Loop MIMO
 - TX can take advantage of CSI to apply the advanced processing to enhance the performance of communications.
 - Target
 - High performance
 - Low complexity
 - Low feedback overhead





System Description

• An efficient and practicable MIMO transceiver in which transmitter antenna selection is applied to QR detector and GMD precoding through limited feedback channel is proposed.




multiplexing

Modulation

QPSK, 16QAM, 64QAM

Architecture of the Proposed Transceiver



efficient precoder quantization and reconstruction.

Laboratory for Reliable Computing



Implementation Results

FPGA Demonstration

Specification

Comparison

PG Demo System Table III	Transmitter Receiver Device utilization for XC4VLX160. Application - DSL Systems		FEEDBACK OVERHEAD COMPUTATION.						
Device utilization for XC4VLX160 Resources Transmitter Receiver		- DSL Systems			2×2	3×3	4×4	5×5	
DFF 939 6585	Channel Condition	Rayleigh i.i.d. fading	Scalar quant. ^a [4]		20 bits	45 bits	80 bits	125 bits	
LUT 1672 30648		MIMO channel &	Parame	ter method ^b [4]	10 bits	30 bits	60 bits	100 bits	
Block			SVQ ^c [5]		5 bits	11 bits	18 bits	26 bits	
RAMS ²² 37		Quasi-stationary	Modified SVQ ^d		5 bits	6 bits	7 bits	8 bits	
DSP48s 16 80 FPGA FPGA	Tx. Antenna Selection	4 Tx ant. from 6 Tx ant.			Exhausted Det.		Modified GSO-based		
Pattern Generator Multiplexing Generator		QPSK (BPSK) 16-QAM	4 x 5	Real Multiplication	800		712		
Generator Multiplexing S Tx ant. Switch Head		64-QAM		Real	71	0	735		
Random Pattern & Reconstruction	Clock Rate	45 MHz	Addition						
Control Signal PC (SystemC) CST Feedback CST Feedback Precoder Index Precoder Ind	Code book Size	Unit 4-vector with 64 entries	4 x 6	Real Multiplication	2400		1250		
Compare Result				Real Addition	2130		1236		
_	Maximum clock freq.	50 MHz (FPGA)		Real Multiplication	56	5600		1948	
Features	Maximum throughput	120 Mbps (FPGA)	4 x 7	Real Addition	4970		1879		

- Better performance than the MLD and 6dB SNR improvement over the V-BLAST at BER=10⁻².
- Reduce more than 50% hardware complexity in antenna selection compared to exhausting determinant search method.
- Efficient precoder quantization and reconstruction.
- Favorable amount of feedback bit.
- Full implementation and practical FPGA platform emulation.