

Resilient Design in Scaled CMOS for Energy Efficiency




Vivek De
Intel Fellow
Director of Circuit Technology Research
Circuits Research Lab
Intel Labs

Resilient platforms

Resilient platform features

- Error detection
- Fault diagnosis
- Fault confinement
- Error correction
- System recovery
- System adaptation
- System reconfiguration

Resiliency framework




Lower error rate

Less recovery overhead

Less silicon overhead


Resiliency for performance, efficiency & reliability

Dynamic adaptation & reconfiguration



Adapt & reconfigure for best power-performance

Voltage-frequency range limiters



Vmax/Fmax limiters


- Reliability
- Thermals
- Power delivery

Vmin limiters



- Circuit functional failures
- Soft errors
- Steep frequency roll-off
- Aging

Reliability & functional failures limit range


Voltage-frequency margins




Multi-voltage cache



Push active Vmin limit to Vmax




$$\boxed{V_{CORE} = \begin{cases} 1.2V & \\ 0.7V & \\ 0.6V \text{ (standby)} & \end{cases}}$$
$$\boxed{V_{LLC} = 1.2V}$$



Embedded level
shifters for wordline &
write drivers minimize
area & power overhead

Dynamic multi-voltage cache


6T SRAM cell




	Read	Write	Retention
NX	Weak	Strong	-
NPD	Strong	Weak	Balanced
PPU	Strong	Weak	Balanced

Wordline underdrive for read

Array to WL differential supply noise tracking



Dynamic voltage collapse for write



45nm dynamic multi-V testchip


Transistor count	6.2M
Chip Area	0.91mm ²
Vcc	1.1V-0.7V
Testing interface	membrane probe card



MIN cell



Source: Intel

$V_{WL}(V)$



Cache reconfiguration

Reduce cache size @ low V/F by eliminating failing **words/bits**




Source: Intel	Vmin (mV)	Density	Capacity	Latency (cycles)	IPC	EPI
Conventional	660	1*	1* (8-way)	L1: 3 L2: 20	1*	1*
32KB L1 Word disable	500	0.92	0.5 (4-way)	4	0.95	0.5
2MB L2 Bit fix	500	1	0.75 (6-way)	23	0.95	0.5


* Normalized reference value

Low-voltage logic design


Narrow muxes No stack height > 2





Robust flip-flops





Robust level converters





Design & technology optimizations to balance range, performance & efficiency







Low-voltage motion estimation engine



Functional down to 240 mV!



Dynamic V & F adaptation




**Environment-aware
dynamic adaptation**

- Adapt F/V to V/T change → reduce V/T margin
- Adapt F/V to aging → reduce aging margin




Resilient circuits

Error Detection Sequential (EDS)







- Detect errors in critical path FFs
- Propagate error signals
- Correct errors by re-execution
- Feedback to adaptive V/F

65nm resilient circuits testchip



Resiliency experiments

Response to voltage droops



Summary

- Resilient platforms offer better performance, energy efficiency and reliability
- Resiliency, dynamic adaptation and reconfiguration will be critical in scaled CMOS
- Logic and memory design innovations will be needed to keep pushing the voltage scaling limits