

# A GLOBAL INTERCONNECT REDUCTION TECHNIQUE DURING HIGH LEVEL SYNTHESIS

Taemin Kim

Department of Computer Science  
University of California, Los Angeles

Xun Liu

Department of Electrical and Computer Engineering  
North Carolina State University

# Outline

- Introduction
- Motivating Example
- Interconnect Reduction By Using Idle FUs
- Experimental Results
- Conclusion

# Interconnect in VLSI design

3

- Global interconnect problem in VLSI design
    - Latency and power consumption in 35nm node [Meindl'03]
      - Gate : 2.5 ps
      - 1 mm wire : 250 ps
    - 50% of dynamic power of Intel microprocessor results from interconnect switching [Magen'04]
- 
- The diagram shows a red bracket spanning the two data points. A red arrow points from the bracket to the text "100 times difference".

# Our Approach



4

- Proposed interconnect assignment algorithm that uses idle FUs for data delivery
  - Use functional units as interconnect components as well as metal wires
  - Incorporated placement information for accurate interconnect length estimation
  - Solved the interconnect assignment problem by network flow formulation

# Outline

- Introduction
- Motivating Example
- Interconnect Reduction By Using Idle FUs
- Experimental Results

# Motivating Example



(c)

(d)

# Challenges

7


- How to find idle FUs which reduce wirelength of global interconnects
- How to avoid timing violation

# Outline

- Introduction
- Motivating Example
- **Interconnect Reduction By Using Idle FUs**
- Experimental Results


# Our Heuristic

9




# Part 1 – Identification of Idle FUs

10




# Part 1 – Identification of Idle FUs

11



# Part 1 – Identification of Idle FUs


12



# Part 2 – Interconnect Assignment

13



- Challenges
  - How to estimate interconnect length between FUs and registers
    - Use placement information
  - How to choose minimum length interconnects among several possible interconnects
    - Construct a network for data transfers at each c-step




(a) DFG

Data Transfer	Idle FU
r1 -> +1	+2, +3, X1
<b>r2 -&gt; +1</b>	<b>+3</b>
r2 -> +4	+2, +3, X1
r4 -> +4	+2, +3, X1


(b) Available idle FUs for each data transfer






Data Transfer	Idle FU
$r_1 \rightarrow +1$	$+2, +3, X_1$
$r_2 \rightarrow +1$	$+3$
$r_2 \rightarrow +4$	$+2, +3, X_1$
$r_4 \rightarrow +4$	$+2, +3, X_1$

(a) DFG



# Min-Cost Flow

16



# Avoiding Timing Violation

17

- FU takes longer delay than wire
- Avoid timing violation with interconnect optimization

# Avoiding Timing Violation

18

- Min-cost Max-Flow algorithm
  - Uses shortest path algorithm to find min-cost flow
- Conventional shortest path algorithm
  - Considers only one type of cost
- Modified shortest path algorithm
  - Takes into account timing constraint

# Experimental Setup

19

- Implemented high level synthesis framework including our interconnect optimization algorithm
- Described in C++
- Used data intensive benchmark programs
- Evaluated the effectiveness with industrial flow
  - Synthesized with Synopsys Design Compiler™
  - Placed and routed with Cadence SOC Encounter™

# Experimental Results

20

<Total Wirelength After and Before Interconnect Optimization Using Idle FUs>

Benchmarks	Ours	Comp	Ours	BIP	Imp-Comp	Imp-BIP
<i>chem</i>	1.35E+06	1.55E+06	1.67E+06	1.83E+06	13%	9%
<i>honda</i>	3.22E+05	3.42E+05	3.47E+05	3.84E+05	6%	10%
<i>dir</i>	8.03E+05	8.64E+05	1.14E+06	1.23E+06	7%	7%
<i>feig_dct</i>	6.89E+06	7.32E+06	5.98E+06	6.81E+06	6%	12%
<i>lee</i>	3.26E+05	3.37E+05	2.87E+05	3.15E+05	3%	9%
<i>mcm</i>	8.81E+05	9.82E+05	1.09E+06	1.17E+06	10%	7%
<i>u5ml</i>	1.92E+06	2.07E+06	1.96E+06	2.15E+06	7%	9%
<b>AVG</b>					7%	9%

Comp : Compatibility path based binding algorithm for interconnect reduction  
BIP : Bipartite matching based binding algorithm

# Experimental Results

<Power Consumption After and Before Interconnect Optimization Using Idle FUs>

Benchmarks	Ours	Comp	Ours	BIP	Imp-Comp	Imp-BIP
<i>chem</i>	13.17	14.76	13.27	13.09	11%	-1%
<i>honda</i>	3.34	3.84	2.87	2.81	13%	-2%
<i>dir</i>	5.83	6.19	6.03	6.62	6%	9%
<i>feig_dct</i>	36.84	37.51	26.72	28.48	2%	6%
<i>lee</i>	2.90	3.22	2.19	2.36	10%	7%
<i>mcm</i>	7.95	8.51	5.36	5.10	7%	-5%
<i>u5ml</i>	12.69	13.86	11.03	10.79	8%	-2%
<b>AVG</b>					8%	2%

# Conclusion

- Proposed a new interconnect reduction algorithm
  - Uses idle FUs as interconnect components
  - Guarantees no timing violation
  - 9 % reduction of total wirelength
  - 5 % reduction of power consumption
- Future Work
  - Include power model to guarantee no power overhead



Thank you!