

**ASP-DAC 2011 UDC**

**1D-1**

**A H.264/MPEG-2 Dual Mode  
Video Decoder Chip  
Supporting Temporal/Spatial  
Scalable Video**


---

**Cheng-An Chien<sup>1</sup>, Yao-Chang Yang<sup>1</sup>,  
Hsiu-Cheng Chang<sup>1</sup>, Jia-Wei Chen<sup>1</sup>,  
Cheng-Yen Chang<sup>1</sup>, Jiun-In Guo<sup>1</sup>,  
Jinn-Shan Wang<sup>1</sup>, and Ching-Hwa Cheng<sup>2</sup>**


1. National Chung-Cheng University, Chia-Yi, Taiwan

2. Feng-Chia University, Tai-chung, Taiwan

# Introduction – Motivation





# Proposed Design – System Architecture



- ↔ H.264 High Profile / SVC Scalable Baseline Profile Decoding Path
- ↔ MPEG-2 Main Profile Decoding Path
- ↗ Modules Decoding 8x8 blocks by Looping 4x4 Data Path


# Proposed Techniques - System Level Optimization

- **Central Dispatching Prediction Data Management**
  - Control complexity reduction
- **Low Memory Bandwidth Schemes**
  - MB-based frame buffer organization
  - Hybrid block size data reuse
  - Low row/bank switched processing schedule



# Proposed Techniques - Component Level Optimization


- High Throughput CABAC Decoding
- Hybrid Block(4x4/8x8) Data Reuse
  - In-loop deblocking filter



# FPGA & Chip Implementation



- Supporting Scalability



Designs	Proposed Design
Specification	MPEG-2 MP
	H.264 HP
	SVC SBP (5-level)
	1920 x 1088
Gate Count	439K
SRAM Size	10.9KB
Clock Rate	150 MHz (H.264, HD1080@30fps) 163 MHz (SVC, HD1080@20fps)
SDRAM Bus	Single SDR 32/64-bit adjustable bus
Technology	0.13μm
Power	328mW (HD1080)