## Low Power Discrete Voltage Assignment Under Clock Skew Scheduling

#### Li Li $^1\,$ Jian Sun $^2\,$ Yinghai Lu $^1\,$ Hai Zhou $^1\,$ Xuan Zeng $^2\,$

<sup>1</sup>Department of EECS Northwestern University

<sup>2</sup>Department of Microelectronics Fudan University

January 27, 2011

# Power Optimization via Multiple Supply Voltage Assignment

Each gate has multiple choices of supply voltage

Tradeoff between power and performance



- High supply voltage is assigned to timing critical cells to guarantee performance
- Low supply voltage is assigned to other cells to save power.

## Discrete Voltage Assignment Problem

The problem of discrete voltage assignment has been studied in various context, some of the previous works include:

| Publications   | Approach                | Solution Type             |
|----------------|-------------------------|---------------------------|
| Lee, ICCAD'06  | Dynamic Programming     | Optimal                   |
| Lee, ICCAD'07  | ILP                     | Optimal                   |
| Qian, ISPD'09  | Branch and Bound        | Optimal                   |
| Ma, ICCAD'08   | Network Flow & Flooring | Heuristic                 |
| Feng, ICCAD'09 | LP & Dual Binary Search | $\epsilon$ -approximation |

All the existing works only consider combinational circuits.

Clock skew scheduling can "steal" time from uncritical paths and further reduce power!

## Discrete Voltage Assignment Problem

The problem of discrete voltage assignment has been studied in various context, some of the previous works include:

| Publications   | Approach                | Solution Type             |
|----------------|-------------------------|---------------------------|
| Lee, ICCAD'06  | Dynamic Programming     | Optimal                   |
| Lee, ICCAD'07  | ILP                     | Optimal                   |
| Qian, ISPD'09  | Branch and Bound        | Optimal                   |
| Ma, ICCAD'08   | Network Flow & Flooring | Heuristic                 |
| Feng, ICCAD'09 | LP & Dual Binary Search | $\epsilon$ -approximation |

All the existing works only consider combinational circuits.

Clock skew scheduling can "steal" time from uncritical paths and further reduce power!

Problem Formulation and Hardness Review

Optimal Solution for Relaxed Problem based on Network Flow

Min-cut Prune

**Experimental Results** 

#### Problem Formulation and Hardness Review

Optimal Solution for Relaxed Problem based on Network Flow

Min-cut Prune

Experimental Results

## Constraint Graph

- ► Given a sequential circuit, a directed graph G = (V, E) can be constructed as follows. E = E<sub>gate</sub> ∪ E<sub>FF</sub> ∪ E<sub>net</sub>.
  - (i, j) ∈ E<sub>gate</sub> ∪ E<sub>FF</sub> represents a gate or FF. i is input, j is output.
  - $(i,j) \in E_{net}$  represents interconnect between gates and FFs.
  - Two dummy node: PI represents all primary inputs, PO represents all primary outputs.



## Delay-Power Curve

- Each gate has several supply voltage candidates with fixed (delay, power) pair.
- ∀(i,j) ∈ E<sub>gate</sub>, P<sub>ij</sub>(d<sup>k</sup><sub>ij</sub>) = p<sup>k</sup><sub>ij</sub> for 1 ≤ k ≤ k<sub>ij</sub>, where k<sub>ij</sub> is the number of possible voltage options of each gate, P<sub>ij</sub> represents the function that maps delay to power on (i, j).
- $\overline{P}_{ij}$  is typically a convex function.



## Timing Constraints and Transformation

- $d_{ij}$ : gate delay or net delay on edge (i, j).
- t<sub>i</sub>: arrival time on node i.
- $\blacktriangleright \forall (i,j) \in E_{gate} \cup E_{net}$

$$t_i + d_{ij} \leqslant t_j$$

- ► s<sub>ij</sub>: clock skew on flip-flop (i, j).
- ► *s<sub>max</sub>*: the maximum acceptable skew.
- ►  $\forall (i,j) \in E_{FF}$

$$t_j \geqslant s_{ij} \land t_i \leqslant s_{ij} + T \land 0 \leqslant s_{ij} \leqslant s_{max}$$

which is equal to

$$t_j \geqslant t_i - T$$
  $\land$   $t_j \geqslant 0$   $\land$   $t_i \leqslant T + s_{max}$ 

## Formulation

► The timing constraint on each edge (i, j) ∈ E can be uniformly stated as t<sub>i</sub> + d<sub>ij</sub> ≤ t<sub>j</sub>, where d<sub>ij</sub> is defined as

$$d_{ij} = \left\{ egin{array}{cc} d_{ij}, & (i,j) \in E_{gate} \cup E_{net} \ -T, & (i,j) \in E_{FF} \end{array} 
ight.$$

 Discrete Voltage Assignment Problem under Clock Skew Scheduling:

$$\begin{array}{ll} \text{Min} & \sum\limits_{(i,j)\in E_{gate}} \overline{P}_{ij}(d_{ij}) \\ \text{s.t.} & t_i \ge 0, \qquad i = PI \qquad (1a) \\ & t_i \leqslant T, \qquad i = PO \qquad (1b) \\ & t_i \leqslant t_j - d_{ij}, \qquad \forall (i,j) \in E \qquad (1c) \\ & t_j \ge 0, \qquad \forall (i,j) \in E_{FF} \qquad (1d) \\ & t_i \leqslant T + s_{max}, \qquad \forall (i,j) \in E_{FF} \qquad (1e) \\ & d_{ij} \in \{d_{ij}^1, \cdots, d_{ij}^{k_{ij}}\}, \qquad \forall (i,j) \in E_{gate} \qquad (1f) \end{array}$$

- Well known as NP-hard.
- ► Though Feng et al. proposed an *e*-approximation to this problem, it turns out to be flawed.

- Discrete Voltage Assignment is a special application of Discrete Time-Cost Tradeoff problem, which is a classic project scheduling problem in operation science. It has been proved to be
  - Strongly NP-hard
  - No  $\epsilon$ -approximation could exist unless P = NP.
  - ▶ No constant-approximation was found.

- ▶ Well known as NP-hard.
- ► Though Feng et al. proposed an *e*-approximation to this problem, it turns out to be flawed.

- Discrete Voltage Assignment is a special application of Discrete Time-Cost Tradeoff problem, which is a classic project scheduling problem in operation science. It has been proved to be
  - Strongly NP-hard
  - No  $\epsilon$ -approximation could exist unless P = NP.
  - No constant-approximation was found.

Problem Formulation and Hardness Review

#### Optimal Solution for Relaxed Problem based on Network Flow

Min-cut Prune

Experimental Results

## Continuous Relaxation

- Linear piece-wise delay-power curve.
- ► A new power-delay function *P<sub>ij</sub>* without bounds:

$$P_{ij}(d_{ij}) = egin{cases} \overline{P}_{ij}(d_{ij}^{k_{ij}}), & d_{ij} \geqslant d_{ij}^{k_{ij}} \ \overline{P}_{ij}(d_{ij}^q) - b_{ij}^q(d_{ij} - d_{ij}^q), & d_{ij}^q \leqslant d_{ij} \leqslant d_{ij}^{q+1} \ dots \ \overline{P}_{ij}(d_{ij}^1) - M(d_{ij} - d_{ij}^1), & d_{ij} \leqslant d_{ij} \leqslant d_{ij}^1 \end{cases}$$

 $b_{ij}^q = -\frac{P_{ij}(d_{ij}^q) - P_{ij}(d_{ij}^{q-1})}{d_{ij}^q - d_{ij}^{q-1}}$  is the absolute slope of power-delay function between  $d_{ij}^q$  and  $d_{ij}^{q-1}$ . *M* is a sufficiently large number which can be viewed as a penalty factor for violating the bound constraints.

## Convex Cost Flow Dual Problem

Define a bound constraint function

$$B_i(t_i) = \left\{egin{array}{cc} M imes (t_i-u_i), & t_i>u_i\ 0, & 0\leq t_i\leq T\ -M imes (t_i-l_i), & t_i< l_i \end{array}
ight.$$

where  $l_i$  and  $u_i$  are the lower and upper bounds of  $t_i$ 

 After putting arrival time constraints into objective function, our problem becomes a convex-cost flow dual problem

$$\begin{array}{ll} \textit{Min} & \sum\limits_{(i,j)\in E} P_{ij}(d_{ij}) + \sum\limits_{i\in V} B_i(t_i) \\ \textit{s.t.} & t_i \leqslant t_j - d_{ij}, \qquad \forall (i,j) \in E \end{array}$$

### Convex-cost Flow Problem

The dual of voltage assignment problem

$$\begin{array}{ll} \textit{Min} & \sum\limits_{\substack{(i,j)\in E}}C_{ij}(x_{ij})\\ \textit{s.t.} & \sum\limits_{\substack{(i,j)\in E}}x_{ij}-\sum\limits_{\substack{(j,i)\in E}}x_{ji}=0 \quad \forall i\in V\\ & 0\leqslant x_{ij}\leqslant M \quad \forall (i,j)\in E \end{array}$$

- ▶ Cost function *C<sub>ij</sub>* can be obtained from *P<sub>ij</sub>*.
- Dual relation:  $d_{ij} \leftrightarrow b_{ij}$   $(x_{ij})$



## $\epsilon$ -Residual Graph

- A potential  $\pi(i)$  is attached to each node *i*.
- The excess of a node i is defined as

$$X(i) = \sum_{(j,i)\in E} x_{ji} - \sum_{(i,j)\in E} x_{ij}$$

► The residual capacity q(i,j) of each edge (i,j) ∈ E is defined as

$$q(i,j) = -\mathcal{P}_{ij}^{-}(\lfloor \pi(j) - \pi(i) \rfloor) - x_{ij}$$

for forward edge and

$$q(j,i) = \mathcal{P}_{ij}^+(\lfloor \pi(j) - \pi(i) \rfloor) + x_{ij}$$

for backward edge, where  $\mathcal{P}_{ij}^-$  and  $\mathcal{P}_{ij}^+$  are the left and right slope of power function  $P_{ij}$ .

## $\epsilon\text{-Residual Graph}$

• The residual cost of each edge  $(i,j) \in E$  is defined as

$$c_{ij}^{\pi} = \mathcal{C}_{ij}^+(x_{ij}) - \pi(i) + \pi(j)$$

for forward edge and

$$c_{ji}^{\pi} = -\mathcal{C}_{ij}^{-}(x_{ij}) - \pi(j) + \pi(i)$$

for backward edge, where  $C_{ij}^-$  and  $C_{ij}^+$  are the left slope and right slope of cost function  $C_{ij}$ .

- A pseudoflow is said to be ε-optimal for ε > 0 if ∃π satisfies that c<sup>π</sup><sub>ij</sub> ≥ −ε ∀(i, j) ∈ E.
- An edge (i, j) is admissible if  $X(i) > 0 \land q(i, j) > 0 \land -\epsilon \leqslant c_{ij}^{\pi} < 0$

## Convex Cost-Scaling Algorithm

► The algorithm gradually transforms the *e*-optimal solution into *e*/2-optimal solution by pushing as much as possible flow through admissible edges, until *e* < 1/|*V*|.

```
▶ Initialize \pi \leftarrow 0 \ x \leftarrow 0 \ \epsilon \leftarrow \max_{(i,j) \in E} \left| b_{ii}^{k_{ij}} \right|
  while \epsilon \geq 1/|V|
       for each admissible edge (i, j) \in E(x)
           Push q(i,j) flow through (i,j)
       end for
       while there is a node i with excess flow
            if there is an admissible edge (i, j)
                push min(X(i), q(i, j)) flow through (i, j)
           else
                \pi(i) \leftarrow \pi(i) + \epsilon/2
           end if
       end while
  end while
```

- ► The optimal flow x\* and node potential π\* returned by convex-cost scaling algorithm may be non-integer.
- Integer  $\pi$  can be obtained by computing the shortest distance sp(i) from *PI* to other nodes in the residual graph and set  $\pi(i) = -sp(i)$ .
- ► The optimal solution can be then obtained by assigning  $t_i = \pi(i)$  and  $d_{ij} = t_j t_i$  for each  $(i, j) \in E_{gate}$ .
- ► Clock skew s<sub>ij</sub> for FF embedded in edge (i, j) is feasible with any value in [t<sub>i</sub> - T, t<sub>j</sub>].

Problem Formulation and Hardness Review

Optimal Solution for Relaxed Problem based on Network Flow

Min-cut Prune

Experimental Results

Can not guarantee good performance, may waste lots of power.

#### Random Rounding?

May violate timing constraints.

Can not guarantee good performance, may waste lots of power.

#### Random Rounding?

May violate timing constraints.

• Can not guarantee good performance, may waste lots of power.

#### Random Rounding?

May violate timing constraints.

• Can not guarantee good performance, may waste lots of power.

#### Random Rounding?

May violate timing constraints.

• Can not guarantee good performance, may waste lots of power.

#### Random Rounding?

May violate timing constraints.

• Can not guarantee good performance, may waste lots of power.

- Random Rounding?
  - May violate timing constraints.

• Can not guarantee good performance, may waste lots of power.

- Random Rounding?
  - May violate timing constraints.

## Reduced Problem with Known Skew

- With optimal clock skew in continuous solution, the sequential circuit can be reduced to combinational circuit.
- The reduced problem

$$\begin{array}{ll} \text{Min} & \sum\limits_{(i,j)\in E_{gate}} P(d_{ij}) \\ \text{s.t.} & t_i + d_{ij} \leqslant t_j, \qquad \forall (i,j)\in E' \qquad (2a) \\ & d_{ij}\in \{d_{ij}^1,\cdots,d_{ij}^{k_{ij}}\}, \qquad \forall (i,j)\in E_{gate} \qquad (2b) \end{array}$$

• The new graph G' = (V, E') is slightly different.

- All edges (i, j) ∈ E<sub>FF</sub> are canceled and two new edges (PI, j) and (i, PO) are introduced with d(PI, j) = s<sup>\*</sup><sub>ij</sub> and d(i, PO) = -s<sup>\*</sup><sub>ij</sub>, where s<sup>\*</sup><sub>ij</sub> is the optimal clock skew.
- ► Edge (PO, PI) with d(PO, PI) = -T is introduced to eliminate the arrival time constraints.

## Karush-Kuhn-Tucker condition

The KKT condition of reduced problem

$$\begin{aligned} t_i + d_{ij} \leqslant t_j & \forall (i,j) \in E' \\ -\mathcal{P}^+_{ij}(d_{ij}) \leqslant x_{ij} \leqslant -\mathcal{P}^-_{ij}(d_{ij}) & \forall (i,j) \in E' \\ \sum_{(i,j)\in E'} x_{ij} - \sum_{(j,i)\in E'} x_{ji} = 0 & \forall i \in V' \\ x_{ij} \geqslant 0 & \forall (i,j) \in E' \\ x_{ij}(t_j - t_i - d_{ij}) = 0 & \forall (i,j) \in E' \end{aligned}$$

- ► Observations: If initially set all x<sub>ij</sub> = 0, d<sub>ij</sub> = d<sub>ij</sub><sup>k<sub>ij</sub></sup>, t<sub>PI</sub> = 0 and t<sub>i</sub> = MaxDelay(PI, i), the ONLY violated constraint is timing constraint on edge (PO, PI)!
- Intuition: Maintain constraints while reducing delays.
- Push along longest paths (critical network) on which each edge (i,j) s.t. t<sub>j</sub> = t<sub>i</sub> + d<sub>ij</sub>!
- Monotonic Grow: Once in critical network, always in.

## Karush-Kuhn-Tucker condition

The KKT condition of reduced problem

$$\begin{aligned} t_i + d_{ij} \leqslant t_j & \forall (i,j) \in E' \\ -\mathcal{P}^+_{ij}(d_{ij}) \leqslant x_{ij} \leqslant -\mathcal{P}^-_{ij}(d_{ij}) & \forall (i,j) \in E' \\ \sum_{(i,j)\in E'} x_{ij} - \sum_{(j,i)\in E'} x_{ji} = 0 & \forall i \in V' \\ x_{ij} \geqslant 0 & \forall (i,j) \in E' \\ x_{ij}(t_j - t_i - d_{ij}) = 0 & \forall (i,j) \in E' \end{aligned}$$

- ► Observations: If initially set all x<sub>ij</sub> = 0, d<sub>ij</sub> = d<sub>ij</sub><sup>k<sub>ij</sub></sup>, t<sub>PI</sub> = 0 and t<sub>i</sub> = MaxDelay(PI, i), the ONLY violated constraint is timing constraint on edge (PO, PI)!
- Intuition: Maintain constraints while reducing delays.
- Push along longest paths (critical network) on which each edge (i,j) s.t. t<sub>j</sub> = t<sub>i</sub> + d<sub>ij</sub>!
- Monotonic Grow: Once in critical network, always in.

## Mincut-based Optimal Algorithm for Combinational Circuits

Initialize  $d_{ij} \leftarrow d_{ii}^{k_{ij}} x_{ij} \leftarrow 0 \ \forall (i,j) \in E'$ Initialize  $c_{ij} \leftarrow -\mathcal{P}^-_{ii}(d_{ij}) \ c_{ji} = 0 \ \forall (i,j) \in E'$ while MaxDelay(PI, PO) > TIdentify critical network  $G^0$ Solve maximum flow in the residual graph of  $G^0$ Select a mincut M and maximum possible  $\delta d$ for each  $(i, j) \in M$ if (i, j) is a forward edge  $d_{ii} = d_{ii} - \delta d$ else  $d_{ii} = d_{ii} + \delta d$ end if end for  $c_{ii} \leftarrow -\mathcal{P}_{ii}^{-}(d_{ii}) - x_{ii} \quad \forall (i,j) \in G^{0}$  $c_{ji} \leftarrow \mathcal{P}^+_{ii}(d_{ij}) + x_{ij} \ \forall (i,j) \in G^0$ end while

## Mincut-based Heuristic

Initialize  $q_{ij} \leftarrow m_{ij} x_{ij} \leftarrow 0 \ \forall (i,j) \in E'$ Initialize  $c_{ij} \leftarrow -\mathcal{P}^-_{ij}(d^{q_{ij}}_{ij}) \ \forall (i,j) \in E'$ while MaxDelay(PI, PO) > TIdentify approximate critical network  $G^0$ Solve maximum flow in the residual graph of  $G^0$ Select a mincut M $q_{ij} \leftarrow q_{ij} - 1 \ \forall forward \ edge \ (i,j) \in M$  $c_{ij} \leftarrow -\mathcal{P}^-_{ij}(d^{q_{ij}}_{ij}) - x_{ij} \ \forall (i,j) \in E'$ end while

- Main changes from continuous version
  - Switch from discrete level to level.
  - Initial delay is the floor of continuous solution instead of max.
  - Ignore backward edges.
  - Expand the range of critical network.

Problem Formulation and Hardness Review

Optimal Solution for Relaxed Problem based on Network Flow

Min-cut Prune

Experimental Results

## Experiment Setup

- Linux workstation with 3.0GHz CPU and 2.0GB memory.
- ▶ Implemented in C++.
- Tested on ISCAS89 benchmarks.
- The delay-power curve of each cell is simulated by HSPICE\_U-2003.03-SP1 with supply voltage set as 0.8V, 1.0V, 1.2V and 1.4V respectively.
- Clock period T is set to 1.1X the minimum period and maximum allowed clock skew s<sub>max</sub> is set to T
- Results compared with Ma et al. ICCAD'09 Network flow based approach.

## Power Ratio with Maximum Allowed Skew

As the maximum allowed clock skew increases, more power can be saved through clock skew scheduling.



## Power under Different Timing Constraints

The impact of clock skew scheduling is more significant under tight timing constraints. The power consumption of SeqVA is very close to the lower limit even when the timing constraints are very tight.



- ▶ 9.2% additional power saving on average.
- Less running time.
- Achieve power consumption only 1.77% larger than theoretical lower bound.

## Thank you!