


Exploring the Fidelity-Efficiency Design Space using Imprecise Arithmetic

Jiawei Huang
John Lach
University of Virginia
01/28/2011

Challenges in Nanometer CMOS Era


- Power consumption



Portable electronics

- Reliability
 - PVT variation
 - Soft errors
 - Aging effects

failure rate




State-of-the-art Solutions

- Power reduction:
 - Power/clock gating
 - DVS
 - Sub-Vt
 - Multi-Vth
- Design for manufacturability:
 - Design for the worst-case
 - Adaptive circuits with sensors
 - Locally asynchronous design
- Fault-tolerant design:
 - Error-correcting code (ECC)
 - Redundancy


Overhead !

Limitation of Current Solutions

- Max performance or min power set by critical path.




- Technology scaling exacerbates critical path variation.




What if We Sacrifice Correctness?

- Timing errors occur.




What if We Sacrifice Correctness?

- Timing errors occur.




- But applications may be able to tolerate errors.
 - Digital signal processing
 - Communication
 - Recognition, Mining and Synthesis
 - Numerical methods

CDMA




Circuit Design that Allows Errors


- BTWC (T. Austin et al., Michigan)



- ANT (B. Shim et al., UIUC)



- ERSA (S. Mitra et al., Stanford)




- Stochastic computation (N.R. Shanbhag et al., UIUC)

Overview of This Work

- Motivation
 - Lack of **comparison** of different imprecise circuits
 - Lack of design **methodology** of imprecise circuits
- Scope
 - Arithmetic circuits: **adders** (ACA, ETAIIM, VOS and reduced precision)
 - Errors from **aggressive design** (shorten critical path)
- Contributions
 - Imprecise circuits **characterization**
 - Comparison **framework** and design **methodology**
 - Imprecise design **rules of thumb**


Imprecise Adder (ACA)



delay

Reliability
(1-error rate)

100% ← KSA $\log(n)$




For fixed error rate:
 $K \rightarrow \log(n)$

Almost-correct adder
[A. Verma et al.]


99.99% ← ACA $\log(\log(n))$

Imprecise Adder (ETAIM)

delay
WC precision



RCA $n \rightarrow n$




ETAIM



$BPB \times L < n \rightarrow (L-1)BPB$

Imprecise Adder (VOS)

- Voltage-overscaling [J. Sartori et al.]





- Reduced precision:




Error Characteristics of Imprecise Adder

- ILM: Infrequent Large-magnitude error **ACA, VOS**
- FSM: Frequent Small-magnitude error **ETAIM, reduced precision**




Increasingly
imprecise


Comparison Framework



Comparison Framework



Comparison Framework



$$\text{Error} = E(K, BPB, L, W, V_{dd}, p)$$

$$\text{Delay} = D(K, BPB, L, W, V_{dd}, p)$$

$$\text{Power} = P(K, BPB, L, W, V_{dd}, p)$$


$$\text{Energy} = D \cdot P$$

$$\text{Current} = I_{nom}(K, BPB, L, W, V_{dd}, p)$$

at $V_{dd_{nom}}$ and p_{nom}

$$P = I_{nom} \cdot \frac{V_{dd}}{V_{dd_{nom}}} \cdot \frac{P_{nom}}{p} \cdot V_{dd}$$

Comparison Framework



$$\text{Error} = E(K, BPB, L, W, V_{dd}, p)$$

$$\text{Delay} = D(K, BPB, L, W, V_{dd}, p)$$

$$\text{Power} = P(K, BPB, L, W, V_{dd}, p)$$

$$\text{Energy} = D \cdot P$$

$$\text{Current} = I_{nom}(K, BPB, L, W, V_{dd}, p)$$

at $V_{dd_{nom}}$ and p_{nom}

$$P = I_{nom} \cdot \frac{V_{dd}}{V_{dd_{nom}}} \cdot \frac{P_{nom}}{p} \cdot V_{dd}$$

Model Fitting


- Remove variables that have no effect.

$$I_{ACA}(K, \cancel{B}, \cancel{L}, \cancel{W}, V_{dd}, p)$$

- Determine function types based on implementation knowledge.

$$I_{ACA}(K, V_{dd}, p) = (A \log_2 K + B \cdot K + C) \cdot \frac{V_{dd}^2}{p}$$

- Curve-fitting



$$I_{ACA}(K, V_{dd}, p) = (9.2 \times 10^{-3} \log_2 K + 6.563 \times 10^{-5} K + 1.684 \times 10^{-3}) \cdot \frac{5V_{dd}^2}{1.2p}$$

Pareto Frontier Solver

- Pareto frontier: the collection of best possible (E,D,P) points



- Small-sized problems: exhaustive search
 - Sweep the ranges of all variables, find the points not dominated by others
- Sensitivity balancing [D. Markovic et al., Z. Qi et al.]:

$$\left| \begin{array}{ccc}
 \frac{\partial E_{ETAHM}(BPB, L, V_{dd})}{\partial BPB} & \frac{\partial D_{ETAHM}(BPB, L, V_{dd})}{\partial BPB} & \frac{\partial P_{ETAHM}(BPB, L, V_{dd})}{\partial BPB} \\
 \frac{\partial E_{ETAHM}(BPB, L, V_{dd})}{\partial L} & \frac{\partial D_{ETAHM}(BPB, L, V_{dd})}{\partial L} & \frac{\partial P_{ETAHM}(BPB, L, V_{dd})}{\partial L} \\
 \frac{\partial E_{ETAHM}(BPB, L, V_{dd})}{\partial V_{dd}} & \frac{\partial D_{ETAHM}(BPB, L, V_{dd})}{\partial V_{dd}} & \frac{\partial P_{ETAHM}(BPB, L, V_{dd})}{\partial V_{dd}}
 \end{array} \right| = 0$$

Case Study: CORDIC

- Goal
 - ❑ to test the **effectiveness** of various imprecise design techniques for implementing a real application
 - ❑ under the same accuracy constraint {
 - Power-delay Pareto frontier
 - Energy-delay product
 - ❑ to discover **rules of thumb for choosing** imprecise designs

CORDIC

- Compute any elementary function using shift and add
 $+ - \times / \sin \cos \arctan \sinh \ln \exp \sqrt{\dots}$

- Iterative algorithm

$$\begin{aligned} X_{i+1} &= X_i - Y_i \cdot d_i \cdot 2^{-i} \\ Y_{i+1} &= Y_i + X_i \cdot d_i \cdot 2^{-i} \quad \text{precomputed} \\ Z_{i+1} &= Z_i - d_i \cdot \tan^{-1}(2^{-i}) \\ \text{where } d_i &= -1 \text{ if } Z_i < 0, +1 \text{ otherwise} \end{aligned}$$


- To compute $\sin \theta$

$$\text{set } \begin{cases} X_0 = x_0 \\ Y_0 = 0 \\ Z_0 = \theta \end{cases} \quad \text{get } \begin{cases} X_n = K_1 x_0 \cos \theta \\ Y_n = K_1 x_0 \sin \theta \end{cases}$$

- To compute $\sqrt{\omega}$

$$\text{set } \begin{cases} X_0 = \omega + \frac{1}{4} \\ Y_0 = \omega - \frac{1}{4} \\ Z_0 = \text{don't care} \end{cases} \quad \text{get } \begin{cases} X_n = K_{-1} \sqrt{\omega} \\ Y_n = 0 \end{cases}$$

Our CORDIC Architecture




Data width	CORDIC function	Candidate adders	Fidelity metric	Technology
32 bit	sine sqrt	<u>Precise</u> : RCA-32, KSA-32 <u>Imprecise</u> : ETAIIM-32, ACA-32 <u>Reduced precision</u> : RCA-24, KSA-24 <u>VOS</u> : VOS-RCA-32, VOS-KSA-32	Mean absolute error	130nm

$\sin 0^\circ \sim \sin 90^\circ$
 $\sqrt{0} \sim \sqrt{0.75}$

$V_{dd} = 0.5V \sim 1.2V$

$\frac{\sum |O' - O|}{n}$

Our CORDIC Architecture



Data width	CORDIC function	Candidate adders	Fidelity metric	Technology
32 bit	sine sqrt	<u>Precise</u> : RCA-32, KSA-32 <u>Imprecise</u> : ETAIIM-32, ACA-32 <u>Reduced precision</u> : RCA-24, KSA-24 <u>VOS</u> : VOS-RCA-32, VOS-KSA-32	Mean absolute error	130nm


$\sin 0^\circ \sim \sin 90^\circ$
 $\sqrt{0} \sim \sqrt{0.75}$

$V_{dd} = 0.5V \sim 1.2V$

$\frac{\sum |O' - O|}{n}$


Experimental Results (Pareto frontier)

$$MAE = 2^{-24}$$




Energy/op-Delay Product Reduction

$$\underline{MAE} = 2^{-24}$$



ETAIIM	ACA	VOS-RCA	VOS-KSA	RCA reduced precision	KSA reduced precision
19%	11%	5%	10%	70%	63%

Experimental Results (time plot)



Lower accuracy

When to use imprecise adders?

Error rate

Algorithm

Conclusions

- There exists a **fidelity-efficiency continuum** for efficiency improvement when fidelity is relaxed.
- For CORDIC, simply **lowering the precision** gives the best fidelity-efficiency tradeoff than more complex imprecise design techniques.
- Rules of thumb:
 - FSM error → **low-power high-latency** design
 - ILM error → **high-power low-latency** design
- Future work:
 - Need **protection mechanism** (e.g. input pattern detection) for iterative algorithms.
 - **Error modeling.**
 - **Combination** of multiple imprecise techniques (e.g. VOS+ACA).



Thank you!