

Low power, high performance VLSI design lab 低功率高效能VLSI設計實驗室

## A Fast and Effective Dynamic Trace-based Method for Analyzing Architectural Performance

\*Yi-Siou Chen, Lih-Yih Chiou, Hsun-Hsiang Chang Dept. of Electrical Engineering National Cheng Kung University Tainan, Taiwan, 70101, R.O.C.



## Introduction

- Designers must spend a tremendous amount of time in system remodeling for performance estimation for each alternative solution in a huge design space.
- This work is motivated by the needs to <u>reduce remodeling effort</u> and <u>quickly estimate system quality in various resource partition</u>, <u>data allocation</u>, and communication architecture exploration.



# **Static Trace-Based Approach (1/2)**

- This approach generates traces using data-dependent aware simulation without communication latency and estimates system performance based on a simulation of the traces.
- The effort needed for <u>trace reconstruction</u> becomes a bottleneck in the whole design process.
- A misleading trace can occur and induce problematic analysis.



3

## **Static Trace-Based Approach (2/2)**



#### **Proposed Dynamic Trace-Based Approach** Solution Development **Execution Flow** Graph > Dynamic Trace Construction •generates concurrent **Syntax Analyzer** execution traces automatically Resource Mapping •solve the competing-forexecution problem Concurrent **Execution Traces** Estimation and Exploration Resource •task scheduler Clustering **Trace Analyzer** •communication scheduler **Data Allocation** Resource **Performance** Lib. Communication analysis Mapping

## **Concurrent Execution Traces**

The vertex set  $V_j = \{v \in V: RM(v) = j\}$ , where RM(v) = jindicates that vertex v is mapped onto resource  $r_j$ . We assume  $v_p, v_q \in V_j$ ; thus, a trace is generated when a path exists from  $v_p$  to  $v_q$  in EFG(V,E), i.e.,  $v_p$  and  $v_q$  are executed dependently.



### **Trace analyzer**



# **Experimental Results**

- Image processing application
  - Compare with the results of bus-functional simulation using CoWare.
  - Five architectures, two bus priority settings, three frames sizes



>Arch4: Competing for execution



➢Arch5: Change the clustering of resources



## **Experimental Results**

The estimate by the APDT approach without a burst mode deviated from that by CoWare by <u>2.9% on average</u>, but the simulation time was <u>7921 times faster</u>.



NCKU, Low power, high performance VLSI design lab

# **Experimental Results**

The estimation error rate was <u>0–0.008%</u> and the approach with a burst mode was on average <u>50 times faster</u> than CoWare.



# Conclusions

- The APDT approach uses the <u>concurrent execution trace</u> to ensure the proper order of task executions, and allows designers to <u>explore architecture with various designs</u> without remodeling the system for trace reconstruction.
- Experimental results demonstrate that the APDT approach is <u>faster than the bus functional-level simulation</u> <u>on CoWare with minor estimation deviation</u>.
- In the future, an efficient exploration algorithm will be developed with the aid of the APDT approach.