

# On-chip Dynamic Signal Sequence Slicing for Efficient Post-Silicon Debugging

**Yeonbok Lee<sup>1</sup>, Takeshi Matsumoto<sup>2</sup> , Masahiro Fujita<sup>2,3</sup>**

<sup>1</sup> Department of Electronic Engineering, University of Tokyo

<sup>2</sup> VLSI Design and Education Center, University of Tokyo

<sup>3</sup> CREST, Japan Science and Technology Agency

# Outline

- ◉ **Introduction**
- ◉ Proposed Method
- ◉ Experimental Results
- ◉ Summary and Future Works

# Post-Silicon debugging

## ◎ Post-Si Debugging?

- To find the root cause of an error detected by running fabricated chips

## ◎ Post-Si debugging is getting mandatory

- Pre-silicon verification
  - Cannot be performed exhaustively
- 71% of chip re-spins are due to **design bugs** [1]
  - → **Target of this work**

## ◎ Post-Si debugging is even more time-consuming & critical

[1 ] Miron Abramovici, et al., " A Reconfigurable Design-for-Debug Infrastructure for SoCs," DAC 2006

# Problems in post-Si debugging


- Execution traces are very **LONG**
  - > Running speed of a chip is very fast ( $\times 10^6\text{--}10^9$  than simulation )
  - > Amount of data to be analyzed is very large
- Limited **Observability / Controllability**
  - > Requires scan chain or on-chip trace buffer

Scan-chain	<ul style="list-style-type: none"><li>• A snap-shot of the register values at each cycle can be obtained by one scanning-out</li><li>• Available approach:<ol style="list-style-type: none"><li>1. Get internal register values at a timing by scanning out</li><li>2. Re-simulate using the obtained values</li></ol></li><li>• Scanning-out once is time-consuming<ul style="list-style-type: none"><li>- “When to scan-out?” is an important problem</li></ul></li></ul>
On-chip trace memory	<ul style="list-style-type: none"><li>• Real-time signal values for multiple cycles can be obtained</li><li>• Limited size for area constraint (8K~256K)<ul style="list-style-type: none"><li>- Available signal values are limited</li></ul></li></ul>

# Objective and contribution

## ● Objective

- Propose a method to enhance the utility of scan-chain or on-chip trace memory
  - **Dynamic Signal Sequence Slicing Method**
    - Extracts signal values **relevant** to target error from the original *LONG* signal sequence



## ● Contributions

- Save effort for analyzing irrelevant signal values
- Enhance the efficiency of post-silicon debugging strategy based on simulation using scanned-out values
  - Supporting the decision of when to scan-out


# Outline

- Introduction
- Proposed Method
- Experimental Results
- Summary and Future Works

# Basic assumptions

- Target design is described in **FSMD**(Finite State Machine with Data-path)

- i.e., Controller part and data-path part are identical
- $\text{FSMD} = \langle Q, q_0, I, \mathcal{V}, O, F, \mathcal{H} \rangle$



$Q = \{q_0, q_1, q_2\}$	Control states
$I = \{ \text{in1}, \text{in2} \}$	Input signals
$\mathcal{V} = \{\text{reg1}, \text{reg2}, \text{reg3}\}$	Data registers
$O = \{\text{out}\}$	Output signals
$F = \{ (q_0 \rightarrow q_0), (q_0 \times s1 \rightarrow q_1), (q_1 \rightarrow q_1), (q_1 \times s2 \rightarrow q_2), (q_2 \rightarrow q_0) \}$	State transition functions
$\mathcal{H} = \{ (q_0 \rightarrow (h1, h2)), (q_0 \times s1 \rightarrow (h3)), (q_1 \rightarrow (h3)), (q_1 \times s2 \rightarrow (h4)), (q_2 \rightarrow (h1, h2)) \}$	Value assignment functions

- An erroneous (output) value and its timing are known
  - e.g., by using assertion checker

# Terminologies


## ⦿ Basic representation

- $[signal\_name](t)$  : the value of the signal named *signal\_name* at a clock cycle *t*

## ⦿ Definition of terminologies

- **Observing Signal Set  $S$** 
  - A set of signals that we want to observe.
  - $S = \{si \mid si \in I \cup V \cup O\}$
  - (Specified manually)
- **Dynamic signal sequence slice of  $x(tn)$** 
  - Signal values having dependency to  $x(tn)$  from each signal value sequence of *si*, i.e.,  $\{si(0), \dots, si(tn)\}$
- **Dynamic signal sequence slicing for  $x(tn)$** 
  - To obtain the dynamic signal sequence slice of  $x(tn)$

# Illustrative Example : when $S = 1$



Cycle	Ctrl State	in1	in2	in3	out
1	S1	20	30	100	X
2	S2	15	15	150	X
3	S3	10	20	100	X
4	S5	5	15	50	X
5	S6	0	10	0	-200
6	S1	1	5	2	X
7	S2	5	0	4	X
8	S3	10	5	6	X
9	S4	15	10	8	X
10	S6	20	15	10	26

Expected results to be obtained

# **d-tag (Dependency Tag)**

## ◎ d-tag

- > A new variable generate for each signal
  - A **d-tag** of signal  $s$  is represented as  $s_d$
  - $s_d(tn)$  represents whether a target signal value  $o(tm)$  is dependent on  $s(tn)$

### Definition of d-tag


$$s_d(tn) = \begin{cases} 1 & \text{A signal value } o(tm) \text{ is dependent on } s \\ 0 & \text{Otherwise} \end{cases}$$

- ◎ Obviously,  $o_d(tm)$  for  $o(tm)$  must be 1
- ◎ That is,
  - > “To find the input signal values which the erroneous output value  $o(tm)$  has dependency on”
    - = “To find the input values when the d-tag value of them become 1 w.r.t.  $o_d(tm)$  specified as 1”

# Computation of d-tags

- The value of  $s_d(t)$  of  $s$ :
  - > Can be inferred by the d-tag values of the signals which use the  $s(t)$  in the next timing  $t+1$

- For example,



reg  $\leq$  in  
out  $\leq$  out

reg  $\leq$  reg  
out  $\leq$  reg

$$\text{reg\_d}(t) = ((\text{reg\_d}(t+1)=1) \wedge (\text{state}(t+1) = S2)) \vee ((\text{out\_d}(t+1)=1) \wedge (\text{state}(t+1)=S2))$$

$$\text{in\_d}(t) = (\text{reg\_d}(t+1)=1) \wedge (\text{state}(t+1)=S1)$$


- Generalization

$$s_d(t) = \bigvee_q \left( \bigvee_{x_d | x \leftarrow s \text{ at } q} x_d(t+1) \wedge (\text{state}(t+1)=q) \right)$$


↗ Control state

- Thus, other d-tag values can be obtained by computing the equations backwardly from a given  $o_d(tm)$

# Example of d-tag computation



## Example of d-tag computation



# Dynamic signal sequence slicing

## ⦿ Basic procedure

1. Prepare equations for computing d-tags of signals  
in CUD CUD : Circuit Under

Debugging).

2. In the erroneous execution,

- Preserve the followings :
  - State transition history
  - Input signal value sequence

• When the output signal becomes error:


- Set its d-tag of to 1 ( here,  $t = tm$  )

3. Compute the d-tags backwardly from  $t = tm$  toward  $t=0$

- Return the input signals when the d-tags of them become 1 as result

## ⦿ Can be realized either by SW or HW

# An on-chip Implementation of Dynamic Signal Sequence Slicing



# Inputs and Outputs (when $S = I$ )

- for the on-chip implementation


## ○ Required items

- › Data to be preserved in on-chip trace memory
  - Input signal value sequences
  - d-tag values of the output signals (1 when error)
  - Control state transition history
- › Additional Circuitry
  - For DSC circuit
    - FFs to preserve the d-tag values (0/1) of the signals in CUD
    - Combination circuits for computing the d-tags
  - A circuitry for extracting the input signal values when the d-tags of them become 1

## ○ The output results

- › Input signal values that are relevant to the target error

# An example of DSC



reg <= in  
out <= out


reg <= reg  
out <= reg

FSM  
D


## d-tag computation equations

$$\begin{aligned} \text{reg\_d}(t) &= ((\text{reg\_d}(t+1)=1) \wedge (\text{state}(t+1) = S2)) \vee \\ &\quad ((\text{out\_d}(t+1)=1) \wedge (\text{state}(t+1)=S2)) \end{aligned}$$


$$\text{in\_d}(t) = (\text{reg\_d}(t+1)=1) \wedge (\text{state}(t+1)=S1)$$




# An execution example




# An execution example




# An execution example




# An execution example




# An execution example



# An execution example



# An execution example



# Outline

- Introduction
- Proposed Method
- **Experimental Results**
- Summary and Future Works

# Experiment

## ○ Experiment

- › Implemented on-chip dynamic signal sequence slicing method on example designs
- › Evaluated the functionality and area overhead

## ○ Example designs (RTL)

- › Simple : A design that performs simple arithmetic computation(362 lines)
- › Ellip : An elliptical filter design (1182 lines)
- › IDCT : 8x8 IDCT (1722 lines)

## ○ Simulator

- › Cadence Verilog-XL


## ○ RTL synthesizer

- › Synopsys Design Compiler

# Experimental Results

	# of input events			# of Gates		
	Original	Extracted	Reduction rate	Original	DSC	Overhead
Simple	30,000	5,000	83%	2758	156	5.65%
Ellip	10,000	769	93%	16423	773	4.71%
IDCT	10,000	64	99%<	23672	462	1.95%

Waveform of 8x8 IDCT design simulation and the slicing results



✓ Furthermore, we implemented the designs on an FPGA board

: Going to evaluate using “very long” input sequences

# Outline

- Introduction
- Proposed Method
- Experimental Results
- **Summary and Future Works**

# Summary and Future Works

## ● Summary

- › Proposed a new variable d-tag representing the dynamic dependencies among signals in CUD
- › Proposed dynamic signal sequence slicing method based on d-tag computation
- › Proposed an on-chip implementation of dynamic signal sequence slicing method
- › Evaluated functionality and area overhead using 3 designs
  - Relevant signal values to a specified signal value are extracted
  - Area overhead of the additional circuitry was 4 % in average

## ● Future work

- › To examine various implementations
- › To evaluate using “very long execution”