

An RTL-to-GDS2 Design Methodology for Advanced System LSI


Jan. 28. 2011

Nobuyuki Nishiguchi

Semiconductor Technology
Advanced Research Center
(STARC)



Target System LSI and Design Technology



Target System LSI
(44Mgates, 1GHz, 32nm)

■ Design productivity

- Design and manufacturing aware integrated design flow
- Chip feasibility estimation technology
- Parallel and distributed processing

■ Low power

- Power reduction technology
 - DVFS
 - Efficient Low Power implementation technology
- RTL power estimation and optimization

■ Variation aware

- Variation tolerant clock
- Integrated variation aware analysis
 - Power, Thermal, Noise, Cross talk, Stress/Litho/CMP analysis


■ Manufacturing aware

- Integrated litho, manufacturing defect and dummy fill aware design technology
- Electrical DFM

Low Power Design

Increasing Power Consumption

- Large Scale and High Speed
 - Increasing amounts of embedded memory
 - Low V_{th} due to lower power supply voltages
- ⇒ increasing dynamic and leakage power



Types of Low Power Design Techniques

- Various power reduction techniques exist, but they should be combined depending on the specification of the LSI

Low Power Design Technology		Main Power Component Which is Reduced	
		Dynamic Power	Leakage Power
Low Voltage	Multi VDD	○	○
	Power Control (DVFS)	○	○
Switching Reduction	Gated Clock	○	×
Leakage Reduction	Multi Vth	×	○
	VTCMOS (Substrate control)	×	○
	Power Gating	×	○
	MTCMOS (Power gating)	×	○
	Optimization of L	×	○
Other	Low Power Synthesis/P&R	○	○
	Pulsed latch	○	×


The items in pink are areas which STARC has developed

What is DVFS?

DVFS (Dynamic Voltage Frequency Scaling) is a way of reducing power consumption by in a specific block by pre-defining a number of combinations of Voltage and Speed which can selected according to the processing requirements.

This functionality has to be embedded into the chip during the design stage.


Mode	Voltage (V)	Speed (MHz)	Performance	Power
0	1.0	200	H	H
1	0.9	100	M	M
2	0.8	50	L	L



DVFS Implementation

- Multi Mode Logic Synthesis
- Multi mode Multi Corner Clock Synthesis
- Ring Style power switch placement
- Multi Mode Multi Corner Timing optimization

Ring Style Power Switch Placement





Switch placed around Non-DVFS Circuit

Clock Synthesis

Multi Mode

= voltage and clock path considered for each mode



DVFS Test bench data

Multi-Mode Multi Corner Timing Optimization

- Optimization for 30 scenarios
- DVFS Operating modes : 5
- Sign Off Corners : 6

Multi power domain timing analysis

Inter power domain (IPD) coefficient method reduced the number of combination for power domains

$$m \cdot c \cdot (2^n - 1) \rightarrow m \cdot c$$


(Ex.) Mode (m)=6, Corner (c)=9, Power domain (n) =3

CPU-A (Multi-Core)	CPU-B	Multimedia Engine	Peripherals	System Interconnect	Traditional	IPD
DVFS Mesh	DVFS Mesh	Middle Frequency	Low Frequency	Middle Frequency	Number of STA (3 power domain)	Number of STA (3 power domain)
1.1±0.1	1.1±0.1	1.0±0.1	0.9±0.05	1.0±0.1	9×8=72	6×1 =6
1.1±0.1	1.0±0.1	1.0±0.1	0.9±0.05	1.0±0.1	9×8=72	6×1 =6
1.1±0.1	0.9±0.05	1.0±0.1	0.9±0.05	1.0±0.1	9×8=72	6×1 =6
1.0±0.1	1.1±0.1	1.0±0.1	0.9±0.05	1.0±0.1	9×8=72	6×1 =6
1.0±0.1	1.0±0.1	1.0±0.1	0.9±0.05	1.0±0.1	9×8=72	6×1 =6
1.0±0.1	0.9±0.05	1.0±0.1	0.9±0.05	1.0±0.1	9×8=72	6×1 =6
STA					432	36


The number of corner reduction will be explained in the next chapter

An example for high-voltage min (hold check) analysis

Inter power domain (IPD) coefficient




Variation and DFM Aware Design



Visible and Invisible Defects


Visible Defects (e.g. litho hotspots)



Prevention (avoiding specific patterns)
and routing optimization (fix wiring)
-> eliminate litho hotspots

Moving from visible defects to invisible defects

Invisible Defects (e.g. changes in delay due to STI stress)




Control delay variation
-> improve timing convergence

Electrical DFM

DFM-aware Design Results

	Defect	Countermeasure	Design Index	Design Criteria	Result	
Random	Manufacturing	Increase Wire Width, Increase Wire Spacing	Critical Area (CA)	Reduce critical area	Critical area	5.1% Improvement
	Via	Add double vias	Ratio of defective vias	Ratio of double vias > <u>80%</u>	Double via ratio	88.45%
Systematic	Litho hotspot	Litho Hotspot prevention → Analysis → fix	Hotspot Error Count	Proportion of Criticality 1 hotspots fixed 100%	Percentage of critical hotspots fixed	100%

Litho hotspot correction example



Electrical DFM Design Flow

Goal

Reduce design margin

→ Shorten design turnaround time

(same design margin

→ Improve parametric yield loss)

Transistor and wire modeling
Lithography / Etch contour
Stress


Cell characterization
Cell Library

Chip level optimization
• Delay calculation
• Cell placement optimization

Reduce OCV by 22%

Without DFM → Red dotted line

With DFM → Reducing design margins



E-DFM Usage Model

Litho/Etch aware Phase

Litho Simulation

Etch Simulation

Contour-Base
Leff/Weff Extract

Contour-Base
RC Extract

Leff/Weff
Contour-Base RC

Stress aware Phase

Measurement
(LOD/STIW etc)

Convert
(Vth0/U0 etc)

$\Delta V_{th0} / \Delta U_0$

Library Characterize Phase

Characterize Tool

E-DFMed Library

Chip level Phase

Chip/Block E-DFM Tool

- Litho/Etch Analysis (Leff/Weff, Contour-Base RC)
- Neighborhood Cell Analysis (Distance • Placement, Cell type)

SDF+

Adjusted .lib

STA Phase


Golden STA/SSTA

STA Report


Sign Off Corners and Design Margin

To reduce the number of Signoff corners We should increase the Design margin


(Design margin: guard band used at design time to ensure manufactured chip will work)



When the margin is large the design time overhead is high




Need to reduce number of signoff corners without increasing design margin



Solution: variation tolerant clocks and integrated variation aware design flow


Variation Aware Design Technology

Variation Tolerant Robust Clocks



6 sign-off corners

Integrated Variation Aware Design Flow






Increasing Design Productivity


Increase in TAT due to Scaling

- Number and types of blocks included on chip increasing
- Number of power and clock domains increasing
 - ⇒ Floorplanning becomes more complex, number of iterations increase
- Large scale, high speed, shrinking process nodes
 - ⇒ Complexity of P&R, Sign off Verification, DFM get higher and TAT longer




Design Methodology for Increased Productivity


Integrated design flow




RTL Analysis



Floorplan



Place and Route



Signoff Checks

- Timing
- Signal Integrity
- IR Drop
- Dynamic Power
- Leak Power
- Design Rules
- Equivalence checks
- Litho Hotspots
- Density Rules

Summary

- ▶ Increasing complexity and lengthening design times
 - Large Scale, High Speed, smaller feature size increase need for low power, variability and manufacturability aware design and in response to that design times are lengthening.
- ▶ Make design easier means identifying and using best design practices
 - Low power design technologies
 - Manufacturing aware and variability aware design
 - Move from invisible defects to visible defects
 - Sign off corners and design margins
 - Reduce number of signoff corners
 - Improve design productivity

Develop and promote a good design methodology !



Thank you for your attention

Acknowledgments

This work was carried out as a part of the Next Generation Process Friendly Design Technology Development Project supported by the Ministry of Economy, Trade and Industry (METI) and the New Energy and Industrial Technology Development Organization (NEDO).