

# **Row-Based Area-Array I/O Design Planning in Concurrent Chip- Package Design Flow**

**Ren-Jie Lee, \*Hung-Ming Chen**

**(EE Dept., National Chiao Tung Univ., Taiwan)**


# Outline

- Introduction
- Novel I/O-bump tile design and I/O-row based planning
- Package-aware I/O-bump planning methods
- Experimental results
- Conclusion

# Previous Work


## □ Wire-bonding package

- Peripheral I/O-pad



## □ Flip-chip package

- Area-array I/O-bump
  - ✓ Extrinsic area-array I/O
    - network-flow-based [5]
    - ILP-based [6]
  - ✓ Intrinsic area-array I/O
    - I/O clustering method [7]
    - constraint-driven I/O planning [8]




# Motivation

## □ Issues in previous works


- **Bumps are assumed to be arranged in fixed array location**
  - ✓ Flexibility in optimizing chip and package designs is restricted
  - ✓ Costly RDL routing or I/O planning is needed
- **Pin-out (ballplan) is ignored**
  - ✓ It possibly leads to complicated or failed package design
- **The conventional design flow is a sequential flow**
  - ✓ It will result in long and costly re-spin cycles on satisfying the entire system's design constraints (see next slide)

# Motivation (cont.)


## □ Conventional chip-package design flow (IC-driven)




- ❑ We propose a concurrent design flow
- ❑ We design the specific I/O-bump tiles with I/O-row based scheme
- ❑ We develop two heuristics and one optimization algorithm to place I/O-bump



# Novel I/O-bump tile design and I/O-row based planning



(Bump integration)



## This image shows a blank white page. There are some faint, vertical, multi-colored lines (red, green, blue) running down the left side, which appear to be scanning artifacts or noise from the document's edge. The rest of the page is completely empty and white.



# Problem Description

## □ Input:

- The given net names and locations for  $n$  package balls.
- The design rules for chip and package.

## □ Output:

- The assigned net names and locations for  $p$  I/Os and  $p$  bumps ( $p = n$ ).
- The preliminary assignment provided for chip-level core-I/O placement and package-level bump-ball routing.

## □ Assignment criteria:

- Minimum possible routing layer (minimum net crossing number).
- Minimum timing delay (minimum total net length).
- Minimum signal skew (minimum sum of length difference/deviation on each net).

Age Group	Male (%)	Female (%)
18-24	65	35
25-34	60	40
35-44	55	45
45-54	50	50
55+	45	55


2011/01/28



10/18

# Package-aware I/O-bump planning methods (cont.)

## □ Heuristic *GREEDY*: Shortening Flylines Between I/O-Bumps and Package Balls



# Package-aware I/O-bump planning methods (cont.)

## □ Optimization *WBIPT*: Matching-Based Assignment

Minimize

$$\sum_{i=1}^m \sum_{j=1}^n w_{ij} \cdot x_{ij}$$


subject to

$$\sum_{i=1}^m x_{ij} = 1, \forall j = 1, \dots, n \quad (1)$$

$$\sum_{j=1}^n x_{ij} = 1, \forall i = 1, \dots, m \quad (2)$$

$$x_{ij} \in \{0, 1\} \quad (3)$$

$$w_{ij} = \alpha \cdot Diff_{ij} + \beta \cdot |l_{ij} - AvgLength| \quad (4)$$



\* where  $Diff_{ij} = |Order_{ball_i} - Order_{bump_j}|$  is obtained through directly subtracting the order of  $Bump_j$  from  $Ball_i$ , and

# Experimental Results

## □ The industrial chip designs

	Peripheral I/O				Area-Array I/O		
	Tech. ( $\mu m$ )	Die size ( $\mu m^2$ )	I/O size ( $\mu m^2$ )	I/O number	Die size ( $\mu m^2$ )	I/O-bump tile size ( $\mu m^2$ )	Die size difference
<i>d1</i>	0.18	2500 <sup>2</sup>	115 × 65	220	2327 <sup>2</sup>	160 × 80	-6.92%
* <i>d2</i>	0.18	3250 <sup>2</sup>	200 × 60	188	3475 <sup>2</sup>	160 × 80	+6.93%
* <i>d3</i>	0.18	2510 <sup>2</sup>	140 × 65	130	2742 <sup>2</sup>	160 × 80	+9.25%
<i>d4</i>	0.13	2580 <sup>2</sup>	120 × 75	200	2364 <sup>2</sup>	160 × 80	-8.39%
<i>d5</i>	0.13	4720 <sup>2</sup>	115 × 50	628	4600 <sup>2</sup>	160 × 80	-2.55%
<i>d6</i>	0.09	6800 <sup>2</sup>	175 × 65	390	6645 <sup>2</sup>	160 × 80	-2.29%
(The utilization rate of core cells is kept the same)							

\* *d2* and *d3* are core-limited designs.

# Experimental Results (cont.)

## □ The summary of six I/O-bump planning methods

	I/O-Bump Planning Method
#1	<i>SORT</i>
#2	<i>GREEDY</i>
#3	<i>WBIP</i> ( $\alpha = 5000, \beta = 1.0$ )
#4	<i>WBIP</i> ( $\alpha = 2500, \beta = 1.0$ )
#5	<i>WBIP</i> ( $\alpha = 1000, \beta = 1.0$ )
#6	<i>WBIP</i> ( $\alpha = 500, \beta = 1.0$ )

## □ The I/O-bump planning on test case *d5* (random)

	Flyline criteria					Total runtime ( <i>sec</i> )
	Net crossing	Wirelength		Length deviation		
		Total ( <i>um</i> )	Increase	Total ( <i>um</i> )	Increase	
#1 <i>a</i>	0	5473480	1.010x	1432024	1.989x	< 2.0
#2 <i>a</i>	1056	5416680	—	720120	—	< 2.0
#3 <i>a</i>	0	5473480	1.010x	1432024	1.989x	< 5.5
#4 <i>a</i>	32	5461600	1.008x	1209704	1.680x	< 5.5
#5 <i>a</i>	140	5447080	1.006x	996644	1.384x	< 5.5
#6 <i>a</i>	376	5437040	1.004x	920888	1.279x	< 5.5
	("—" stands for the baseline)					


# Experimental Results (cont.)

## □ The I/O-bump planning on test case *d5* (uniform)

	Flyline criteria					Total runtime ( <i>sec</i> )
	Net crossing	Wirelength		Length deviation		
		Total ( <i>um</i> )	Increase	Total ( <i>um</i> )	Increase	
#1 <i>b</i>	0	5813320	1.007x	1645728	1.167x	< 2.0
#2 <i>b</i>	1432	5775240	—	1410436	—	< 2.0
#3 <i>b</i>	0	5813320	1.007x	1645728	1.167x	< 5.5
#4 <i>b</i>	24	5802480	1.005x	1505192	1.067x	< 5.5
#5 <i>b</i>	32	5794920	1.003x	1480016	1.049x	< 5.5
#6 <i>b</i>	148	5786320	1.002x	1374196	0.974x	< 5.5
	("—" stands for the baseline)					

# Experimental Results (cont.)

## Results of normalized performance metrics





# Conclusion

- We propose a concurrent design flow which completes the core-I/O placement and package routing in parallel.
- With our I/O-bump tile designs and I/O-row based scheme, we improve the flexibility in arranging I/Os and bumps.
- Two heuristics and one optimization algorithm are provided to implement the package-aware I/O-bump planning.

**Thank You**

