

SAN DIEGO STATE UNIVERSITY

Equivalent Circuit Model Extraction for Interconnects in 3D ICs

A. Ege Engin

16

Assistant Professor, Department of ECE, San Diego State University

Email: aengin@mail.sdsu.edu ASP-DAC, Jan. 23, 2013

Outline

• 3D IC technologies

Power consumption & bandwidth

- Parasitic RC model extraction for throughsilicon vias (TSVs)
 - Analytical modeling (circular TSVs)
 - Model fitting (arbitrary cross section)
 - RC curve fitting (including microbumps, RDLs, etc.)

3D IC Integration





- Reduced form factor
- Heterogeneous integration
- On-chip signaling consumes less power than I/Os
- Reduced signal delay
- Increased bus width

Electrical Design of TSVs

- TSVs are the major new components in 3D ICs.
- The parasitic capacitance, inductance, and resistance of a TSV will dictate its performance to improve power consumption and bandwidth.



Size Comparison of TSVs



Ref: Intel. T. Karnik D. Somasekhar S. Borkar, "Microprocessor system applications and challenges for through-silicon-via-based three-dimensional integration," IET 2011.



Fig. 2. Size comparison among a TSV, a gate, and an inter-tier via

Engin

Ref: Chang Liu and Sung Kyu Lim, "A Design Tradeoff Study with Monolithic 3D Integration," ISQED 2012

RC Model of a TSV Pair



Slow-Wave to Dielectric Quasi-TEM Mode Transition



At low frequencies, the wave propagation will be in slow-wave mode:

- Magnetic field is not affected by the presence of the lossy silicon, hence the loop inductance is same as if the two vias were in free space.
- Capacitance, however, is a side wall capacitance defined by the gate-oxide thickness and depletion widths, since silicon behaves more as a lossy conductor than a dielectric.





Capacitance and Conductance of Coupled TSVs

- Consider that there are other TSVs in the vicinity of the original TSV pair.
- The presence of other TSVs do not affect the side-wall capacitances Ci, however the capacitances through the Silicon layer Cij change in the presence of other TSVs.
- Hence, the formulas for a single TSV pair cannot be applied for this configuration. The full coupled TSVs need to be simultaneously considered.



Multi-Conductor Transmission Line Model

Zn

Cn

• This is a general coupled TSV model similar to the representation of a multiconductor transmission line in terms of its per unit length parameters.

IVFRSITY



TSV Crosstalk



TSV Crosstalk



Via Array with 10um Pitch







Via Array with 5um Pitch







Engin

Model Fitting for a Single Pair



Engin

IVERSITY

Model Fitting for N TSVs

• Problem: Extract C_i , $C_{i,j}$, $G_{i,j}$ from simulation or measurement



Model Fitting Steps



San Diego State University

Engin

Model Fitting for 5um Pitch TSVs



Square-Shaped TSVs







Engin

3D Structures

Substrate Contact



Redistribution Layers





Analytical Method



San Diego State University

Engin

Model Fitting



RC Vector Fitting

• A general approach is curve fitting a rational function:

$$Z_{RC} = \frac{Y_{RC}}{s} = c + \sum_{i=1}^{M} \frac{k_i}{s - p_i}$$

- All residues and constant terms are non-negative for RC network: $c, k_i \ge 0$
- All poles are non-positive real: $p_i \leq 0$
- We modify the standard vector fitting algorithm to enforce an RC model using non-negative least squares

$$\begin{bmatrix} c \\ k_1 \\ \vdots \\ \vdots \\ k_M \end{bmatrix} \ge 0$$



RC Vector Fitting for RDL

- Excellent match using 3 poles
- RC model can easily be generated from pole-residue description



Summary

- Pre-layout:
 - Analytical method and model fitting can be used to have rough estimate of self and mutual capacitance and conductance.
- Post-layout:
 - 3D EM simulation needed in the presence of substrate contacts, active devices, and RDLs. Model extraction can be done using RC vector fitting.

