


# SMYLEref: A Reference Architecture for Manycore-Processor SoCs

**Masaaki Kondo**  
Son T. Nguyen  
(UEC Tokyo)

Tomoya Hirao  
Takeshi Soga  
Hiroshi Sasaki  
Koji Inoue  
(Kyushu University)

# Scalability of Parallel Programs

- In-Order Core@1GHz (up to 128cores) w/ private 32KB L1 & 512KB L2
- 2D Mesh NoC, 100 ns DRAM latency



**Poor scalability in most of parallel applications☹**

# Issues in Manycore Processors


- **Poor scalability in most of single applications**
  - Lack of inherent parallelism
  - Memory access bottleneck
  - Barrier synchronization overhead



- **Our Goal: Manycore Processor SoC**
  - Efficient parallel processing for high-performance and low-power
  - Exploiting Data / Thread / Task / Application level parallelism
  - Effective memory hierarchy management
  - High-speed barrier synchronization

# Design Concept of SMYLEref

- VAM: Virtual Accelerator on Many-core
  - Flexible and effective mapping of multiple tasks
  - Uses many simple and low-power cores



## Flexible VAM Allocation




- Increasing core usage
- Making good use of Locality

## Using various parallelism

- Intra-VAM: data/thread parallelism
- Inter-VAM: task/app. parallelism

# SMYLEref Manycore-Processor

- SMYLEref: a reference architecture for VAM
  - Bus-based multicore processor forms a cluster
  - Clusters are connected by a two-dimensional on-chip network (NoC)  
→ Reduce hardware overhead of routers and NoC




# Structure of Clusters and NoC

- Processor core: *Geyser core*
  - Developed in a national research project “Innovative Power Control for Ultra Low-Power High-Performance System LSIs” (PI: Prof. Nakamura at U.Tokyo)
  - Based on MIPS R3000, evaluated with real LSI implementation

- Cluster

- Processor Cluster
  - 8 processor cores,
  - distributed shared L2 cache
  - a router for 2D-mesh NoC
- Peripheral Cluster
  - DRAM controller
  - I/O controller
  - dedicated router for 2D-mesh NoC




# Hardware Extensions for VAM

- Reconfigurable L1 data cache
  - Each L1 cache is used either as cache or Scratch-Pad-Memory
  - Determined by SMYLE compiler depending on applications
- Indexing management for distributed shared L2 cache
  - Base: each L2\$ slice is shared by all clusters
  - Option: allocate set of L2\$ slices to a particular VAM
    - Introduce dynamic address translation for L2 cache indexing
    - Avoid L2 cache contention between VAMs
- Group hardware barrier
  - Supports hardware barrier synchronization in arbitrary group of cores within VAM

# Flexible HW Barrier Support

- Tree style dedicated barrier network
  - Realizes high-speed barrier sync. within each VAM
  - Parallel barrier operation for VAMs



# Evaluation Platform for Manycores

- Requirement
  - Evaluate/verify many number of cores with high scalability
  - Evaluate programs with realistic working set including OS
  - Flexibility, Cost, etc.
- Candidate of the Platform
  - Software Simulator / LSI implementation / FPGA Prototyping

	Scalability	Accuracy	Flexibility	Development Cost	Evaluation Speed
Software	Low	Medium	Very High	Low	Low
LSI	Medium	Very High	Low	Very High	Very High
FPGA	Very High	Very High	High	Medium	High



**FPGA prototyping is fairly advantageous**

# Development Environment


- FPGA board: Xilinx ML605 Evaluation board with Virtex-6
- HDL: Verilog HDL
- Logic Synthesis, Mapping, P&R: Xilinx ISE 14.2

ML605 Evaluation Board	
FPGA device	Virtex-6 XCVLX240T
SDRAM	DDR3 SO-DIMM
I/O port	UART, USB, DVI, CompactFlash, SMA
Clock-input	200MHz & 66 MHz


Virtex-6 (XCVLX240T)	
Technology	65nm CMOS, 1.0V
Logic Cells	241,152
CLB Slices	37,680
Block RAM	14,975 Kbit
Num of user I/O	720

# Design of Evaluation Platform


## SMYLEref Architecture



## Evaluation Platform with FPGA



# Photographic View of Evaluation Platform




# Preliminary Evaluation

- Hardware configuration
  - 8 core x 16 clusters (128 cores in total) + 1 peripheral cluster
  - Core clock: 10MHz, Bus and router clock : 5MHz, DDR3 SDRAM: 100MHz
  - without hardware coherence
- Software Environment
  - Benchmark : FFT and LU from SPLASH2
  - Compiler : gcc 4.4.6 targeted for MIPS-1
  - Floating point operation : software emulation (Soft Float)
- Parallel processing API
  - In house simple pthread library for SMYLEref Evaluation Platform


# Evaluation Result: Parallel Speedup

- Correctly working up to 128 cores
- Poor scalability due to unsupported cache coherence
  - Heap data is always uncacheable
  - Needs cache flush in barrier synchronization and atomic operation




# Evaluation Result: w/ Cache Coherence

- Cache coherence support within 1-cluster
  - Snoop based MSI coherence protocol
- Cache is enabled for heap area → Good scalability




# Scalability of Evaluation Environment


- Evaluation time comparison SMYLEref v.s. Software simulator
  - Software simulator: MARSS-x86 simulator
- SMYLEref on FPGA has very good scalability as an evaluation environment




# Evaluation Result: HW barrier



Latency



Variation





# Parallel MPEG Decoding

- Real-time MPEG2 decoding on SMYLEref
  - Parallelize mpeg2dec from MediaBench
  - 8cores x 2-clusters, 40MHz core clock frequency

1 core

16 cores



# Summary

- SMYLEref for Manycore-Processor SoCs
  - Key Concept : Virtual Accelerator on Many-core (VAM)
    - Flexible and effective mapping of multiple tasks
- Evaluation platform on FPGA
  - Can evaluate parallel programs up to 128 cores
  - OpenRISC version of SMYLEref evaluation environment will be available under BSD license
- Future work
  - Evaluation with wide variety of benchmark programs