EXILINXALL PROGRAMMABLE

The All Programmable SoC FPGA for Networking and Computing in Big Data Infrastructure

Ivo Bolsens, Senior Vice President & CTO

Moore's Law: The Technology Pipeline



Industry Debates on Transistor Cost



Design Cost

Estimated Chip Design Cost, by Process Node, Worldwide, 2011



© Copyright 2013 Xilinx

Growing Problems for ASIC & ASSP Offerings

>50% of Top 16 ASSP Vendors Losing Money

Communications	Operating Margin			
ASSP Vendors	2009	2010	2011	2012 (proj)
А	21%	32%	26%	23%
В	16%	15%	5%	23%
с	12%	33%	31%	23%
D	19%	23%	26%	18%
E	2%	14%	13%	10%
F	-25%	-1%	8%	11%
G	15%	25%	18%	10%
н	12%	19%	10%	1%
I I	-21%	6%	-1%	-23%
J	-21%	-2%	-11%	-33%
к	-5%	15%	-5%	-19%
L	-4%	2%	-6%	1%
М	-22%	-18%	-13%	-11%
N	-15%	-7%	-	-
0	-15%	1%	-18%	-24%
Р	-11%	-6%	-47%	-98%

Source – Public reports, Xilinx estimates

Growing ASSP Gaps

Eroding customer confidence in vendors

High cost burden from over design for diverse needs

No ability to differentiate or customize

Trend Mobile Infrastructure: Scalable Platforms



Coverage

Trend Services : Different Figures of Merit



Trend Wired Infrastructure: Software Defined Networks



Slide credit: From "Virtualizing the Net" by Jon Turner (2004)

© Copyright 2013 Xilinx

Software Defined Networking gains industry mindshare



The best thing about OpenFlow or SDN, is that it's brought back a new hope to networking. Networking is cool again- Jayshree, CEO - Arista Networks

© Copyright 2013 Xilinx

Trend Data Center Infrastructure: Cloud Computing

Big Data

Increasing Volume, Velocity, and Variety



Low power

Reduce operation and cooling costs

Security

Both outside and inside

Impact of trends (1) Networking

New network fabrics

• Faster, Fatter, and Flatter



Software defined networking

- Software control plane
- Hardware data plane

Content-aware networking

- Deep packet inspection
- Enhanced security

Impact of trends (2) Compute

ARM-based microservers

• Improved performance per watt



Hybrid SoC

- CPU+accelerators+fabric
- Cost and power reduction

Larger memory

- Hybrid NVRAM and DRAM
- Latency reduction

Impact of trends (3) Storage

Specialized functions

• Compression, encryption, memcached



Custom SSD controllers

- Higher performance
- Reduced latency

Data-aware storage

- Integrated database support
- Offload from processor

Future Data Centre Architecture



Generic Data Center



The New Data Center



Trend : More Intelligence in Embedded Systems

SMART Data Center Revolution

New Opportunities to Control Costs and Increase Strategic Advantage...

Smart wireless networks to the rescue

Carriers are turning toward more intelligent network management...

Smart Factories

For factory management in the future, it will become essential to strive to implement smart capabilities...





The Next Big, Digital Economy; 'Smart Energy'

The energy market is undergoing a major transformation...

Page 17

Programmable & Smart Across All Markets



Wireless Comms





Data Center



All Programmable	Smarter
 Multiple Spectrums Multiple Standards (LTE, 3G) Multiple Levels of QoS 	 Self Organizing Networks (SON) Cognitive Radio Smart Antenna
 Network Function Virtualization (NFV) Multiple Stds (400Gb etc.) Dynamic QoS Provisioning 	 Context Aware Network Services Self-Healing Networks Video Caching at the Edge
 Software Defined Networks (SDN) Multiple Stds (FCoE, iSCSI) Config Storage (SAN, NAS, SSD) 	 Data Pre-Processing & Analytics Virtualized Resource Optimization Intelligent Appliances
 Changing Resolutions (MPixel, Fps) Emerging Video Stds (UHD, 8K/4K) Evolving Video Processing Algorithms 	 Object Detection & Analytics Automotive Collision Avoidance Industrial Machine Vision

Industry Mandates







Integration

The All Programmable Platform

- Security : Bit level operations
- > Packet Processing : Wide Datapaths

C.Based Desig

- > DSP Processing : Pipelined Datapaths
- > Graphics Processing : Parallel Micro-Engines
- > System Management : Finite State machines

© Copyright 2013 Xilinx

Based

The Heterogeneous MPSoC

- > Heterogeneous
- > Connected
- Scalable
- Parallel
- > Configurable



The Era of Heterogeneous Processing Unit





Programming the Heterogeous SoC



CPU + FPGA Use Models



CPU + FPGA Evolution

IO-Connected





Coherent



© Copyright 2013 Xilinx

Integrated





Complexity of building MPSoC systems



Requires distinct design skills!

© Copyright 2013 Xilinx

Platform IP Integrator



HW/SW Design Flow



High Level Synthesis (HLS)



- Create IP from C/C++/System C algorithm specification
- > Abstract algorithm verification to the specification level
- > Traditional FPGA design experience not required



FPGA:>38 times better performance than DSP video processorQOR:C2FPGA equal to or better than RTL synthesisEase-of-use:C2FPGA 2x fewer lines of C code than DSP processor

© Copyright 2013 Xilinx

Programming Heterogeneous Multi-core



HW/SW Design Flow: SW Programmer View



Programmable Platform: CPU + FPGA Peer Processing



Capabilities

- > Coherent Caches for HW
- Coherent Caches for SW
- > Coherency Management

Coherency Benefits:

- Peer Processing: Direct Cache-2-Cache data movement
- Latency: Very low latency access to CPU (FPGA) data
- Usability: No SW cache flush needed

Domain Specific Abstractions



ZED Board

ZED Board

- Zynq Evaluation and Development Kit
- Low cost Zynq based community board (XC7Z020)
- Partnership between Avnet, Digilent, Xilinx
- Digilent will fulfill academic market for Xilinx University Program

www.ZEDboard.org

- > Open source SW and IP
 - Linux
 - Eclipse based IDE
 - Vivado HLS: C to FPGA
 - Reference designs



New Markets Require Heterogeneous Multi-Core SoC
 Modern FPGA are All Programmable SoC
 Software Centric Design Flow Becoming Possible
 Democratizing SoC Design : Targeted Teaching Platform