

Asia and South Pacific Design Automation Conference ASP-DAC

Dr. Gregory Di Pendina, Dr. Kotb Jabeur, Dr. Guillaume Prenat

Hybrid CMOS / Magnetic Process Design Kit and SOT-based Non-volatile Standard Cell Architectures





ASP-DAC Conference, January 23rd 2014, Singapore





- Introduction
- Magnetic Tunnel Junction overview
- Hybrid CMOS / SOT-Magnetic PDK
- Hybrid non-volatile flip-flop architectures
- Conclusion







spintec





Introduction

Magnetic Tunnel Junction overview

Hybrid CMOS / SOT-Magnetic PDK

Hybrid non-volatile flip-flop architectures

Conclusion





Need of MRAM / MTJ in Integrated Circuits

- Adding non-volatility in ASIC
 - ightarrow Reducing the power consumption
 - \rightarrow Improving the reliability of systems



FIG. 1 : Memory hierarchy

CONFIDENTIAL

spintec

- MTJs can be integrated at several levels of memory hierarchy
 - \rightarrow Memories (not addressed in the presentation)
 - \rightarrow Logic blocks (focus of this talk)
 - \rightarrow Differential reading :

CITS JOSEPH FOURIER

1 Parallel and 1 anti-parallel



FIG. 2 : Perpendicular-to-plane and in-plane MTJ

ASP-DAC Conference, January 23rd 2014, Singapore





Introduction

Magnetic Tunnel Junction overview

Hybrid CMOS / SOT-Magnetic PDK

Hybrid non-volatile flip-flop architectures

Conclusion





FIMS: Field Induced Magnetic Switching



- First generation of Magnetic Tunnel Junction
- Writing using an external field: ~60 Oe
- Combination of 2 field lines selecting 1 row and 1 column.
- Reading is activated by a select transistor
- Enable to start combining spintronics and microelectronics, mature process
- Scaling, selectivity, power consumption

CITS JOSEPH FOURIER





FIMS – Toggle: improvment of FIMS

Storage layer = Synthetic Anti-Ferromagnet (SAF layer) composed of 2 FM layers

Dinte

- Writing using an external field: ~90 Oe, based on a specific sequence
- 2 field lines as standard FIMS.



TAS: Thermally Assisted Switching

- Firstly proposed by Spintec Laboratory France
- Industrialization by Crocus Technology

CITS JOSEPH FOURIER

- Stability ensured by exchange energy with an Anti Ferro Magnet (AFM)
- Writing by a reduced external field, eased by heating the MTJ.







TAS: Thermally Assisted Switching

Only 1 field line



- **Selectivity** \odot
- Scalability, reduced writing field, power consumption
- Writing speed \bigotimes limited by heating / cooling

Image: Second Stability

spinted

CONFIDENTIAL



STT: Spin Transfer Torque switching

- Writing with spin polarized current
- In-plane or perpendicular-to-plane anisotropy



- Selectivity, low writing current, W/R high speed (~2-5 ns), density, scalability
- The current most promising MRAM technology
- Read disturb: writing during a reading phase + barrier damaging when writing, stochastic effects

Confidential 10

SOT: Spin Orbit Torque switching Writing with in-plane polarized current at the interface conductor / storage layer Rashba and Spin Hall effect 3-terminal device

- \bigcirc Reliability : different reading and writing path \rightarrow no more read disturb and no tunnel barrier damaging, symmetrical writing P / AP.
- Ultra fast writing (~0.5-2 ns), fast reading, low writing energy, scalability
- \bigcirc Last MTJ generation → process under development, density depending on the architectures but can be as dense as STT

CONFIDENTIAL

CIIS CONTRACT ASP-DAC Conference, January 23rd 2014, Singapore





Magnetic Tunnel Junction overview

Hybrid CMOS / SOT-Magnetic PDK

Hybrid non-volatile flip-flop architectures

Conclusion





CONFIDENTIAL

Hybrid CMOS / SOT-Magnetic PDK

- Need full hybrid CMOS / magnetic Process Design Kit (PDK)
- ightarrow ightarrow Electrical simulation model: developed
- \rightarrow Schematic environment
- → Layout environment
- \rightarrow Design Rule Checking: DRC
- \rightarrow Layout Vs Schematic: LVS
- \rightarrow Parasitic extraction

UNIVERSITE JOSEPH FOURIER VENSITIONIUME MALEN





CONFIDENTIAL

13

spintec

ASP-DAC Conference, January 23rd 2014, Singapore

SOT compact simulation model

- Verilog A language: compatible with all electrical simulators (Spectre, Eldo, ...)
- Behavioral and very accurate versions, based on physics
- Composed of 2 modules: * Landau–Lifshitz–Gilbert equations (LLG)



* Tunnel Magneto Resistance variation (TMR)

CONFIDENTIAL

14

Current density applied as input (Japp)

Resistance value and variation as output.

ASP-DAC Conference, January 23rd 2014, Singapore 5

SOT: Compact simulation model

- LLG Module → Crystalline anisotropy field
 - \rightarrow Demagnetizing field
 - ightarrow Rashba field

$$\vec{H}_{eff} = \vec{H}_k + \vec{H}_d + \vec{H}_R + \vec{H}_{SHE} + \vec{H}_a$$

- \rightarrow Spin Hall Effect field
- \rightarrow External applied field
- TMR Module (Tunnel Magneto Resistance)
 - \rightarrow Magnetization (Mx, My, Mz) from LLG as inputs
 - \rightarrow Resistance variation as output
 - \rightarrow Gives the dynamic resistance of the SOT-MTJ: essential for logic design
 - → Jullière, Slonczewski, Brinkman and Simmons's theory (MR, tunneling...)

 \rightarrow TMR depends on the voltage applied to the SOT-MTJ: very important effect for designers, especially for the reading phases (TMR₀ lowered)







Validation of the dynamic behavior

cea



→ Complete studies based on several effects are possible

ASP-DAC Conference, January 23rd 2014, Singapore 5





Electrical simulation without external field (Ha = 0)

cea



FIG. 15 : Influence of the external field

→ Without external field the magnetization switching is random

CITS CONTRACT ASP-DAC Conference, January 23rd 2014, Singapore

CONFIDENTIAL

Electrical simulation with external field (Ha ≠ 0)



 \rightarrow With an external field the magnetization switching is deterministic. It depends on its orientation (Ha > 0 or Ha < 0)

CITS CONTRACT ASP-DAC Conference, January 23rd 2014, Singapore





Electrical simulation with an external field (Ha ≠ 0)



 $-mz (h \times = -5.00e+01) -mz (h \times = -1.05e+01) -mz (h \times = -1.00e+00)$

FIG. 17 : Influence of the external field amplitude

→ The higher the external field, the faster the magnetization switching

CITS INFIGURE ASP-DAC Conference, January 23rd 2014, Singapore S



CONFIDENTIAL



Variation of Japp from 1.10^{12} A/m^2 to 8.10^{12} A/m^2

cea



FIG. 18 : Evolution of m_z according to the current density J_{app}

→ The higher writing current density, the faster the magnetization switching

ASP-DAC Conference, January 23rd 2014, Singapore



CONFIDENTIAL



Variation of pulse width from 3ns to 12ns



FIG. 19 : Evolution of m_z according to the pulse width @ $J_{app} = -2x10^{12} \text{ A.m}^2$

→ The larger the writing pulse, the safer the magnetization switching

CITS CONTINUE ASP-DAC Conference, January 23rd 2014, Singapore







Introduction

Magnetic Tunnel Junction overview

Hybrid CMOS / SOT-Magnetic PDK

Hybrid non-volatile flip-flop architectures

Conclusion



🚾 🐨 🐨 🖵 🐨 🕅 ASP-DAC Conference, January 23rd 2014, Singapore SP







Memory in logic

- Adding MTJ in the logic can:
 - \rightarrow Ease the power gating technics
 - \rightarrow Reduce the power consumption
 - \rightarrow Quasi "zero" standby leakage
 - \rightarrow Instant on / normally off
- Increase the reliability of systems

CITS JOSEPH FOURIER

- ightarrow Save / restore the flip-flop outputs
- \rightarrow Store a configuration in a register file
 - ➔ Need of non-volatile flip-flops



FIG. 20 : Digital floorplan







Hybrid non-volatile flip-flop

CONS JOSEPH FOURIER



FIG. 22 : non-volatile flip-flop principle

ASP-DAC Conference, January 23rd 2014, Singapore





Hybrid non-volatile latch: TAS based



- PMOS Low Vt ; NMOS High Vt
- □ 2 TAS-MTJ \rightarrow differential reading
- 2 additional PMOS for writing (2 phases)



FIG. 24 : non-volatile 4T load less latch with

writing transistors

CITS JOSEPH FOURIER

SP-DAC Conference, January 23rd 2014, Singapore



FIG. 23 : non-volatile 4T load less latch

4T Load less SRAM based





Hybrid non-volatile latch: TAS based

- **2additional PMOS for writing**: same writing and reading path
- Specific writing sequence



additional writing transistors



FIG. 26 : non-volatile 4T load less latch with no additional writing transistors chronogramme

🙂 Very dense

Speed (2 phases)





Hybrid non-volatile latch: STT based

- **Cross-coupled based**
- **High Vt and Low Vt transistors**
- **Dense architecture**
- **Both CMOS and Magnetic behavior**

- Simple control logic
- Denser architecture
- Use of body biasing in FD-SOI technology \rightarrow number of transistors reduced

spintec

CONFIDENTIAL



Hybrid non-volatile latch: SOT based









Introduction

Magnetic Tunnel Junction overview

Hybrid CMOS / SOT-Magnetic PDK

Hybrid non-volatile flip-flop architectures

Conclusion





Conclusion

- Very good knowledge on the MTJs physics within Spintec
- Able to develop compact model for electrical simulation
- Full hybrid CMOS / Magnetic Process Design Kit currently under development
- Enable process improvement according to the simulation study
- Many flip-flops architectures proposed for all MTJ generations

FUTUR WORK

- Integrate these flip-flops within digital block and / or higher design level
- Design more complex ASICs







This work has been partially funded by the European Commission under the spOt project (grant agreement n318144) in the framework of the Seventh Framework Program, and from the French National Research Agency (ANR) under the DIPMEM project (contract ANR-12-NANO-0010) in the framework of the P2N program.





ASP-DAC Conference. January 23rd 2014. Singapore



! Thanks !

?Q?





ASP-DAC Conference, January 23rd 2014, Singapore