

An Automatic Place-and-Routed Two-Stage Fractional-N Injection-Locked PLL Using Soft Injection

Dongsheng Yang, Wei Deng, Tomohiro Ueno,
Teerachot Siriburanon, Satoshi Kondo, Kenichi
Okada, and Akira Matsuzawa

Tokyo Institute of Technology, Japan

Synthesizable Analog Circuits

HDL


```
module PLL  
(CLK, ..., OUT)  
...  
endmodule
```

Digital design flow





e.g. Encounter, IC Complier,
Design Compiler, PrimeTime,
Commercial P&R tools...

GDS




**with a standard-cell library
without any custom-designed cells
without manual placement**


Integer-N IL-PLL Operation



Sub-Integer- N IL-PLL Operation




Phase Domain (Sub-Integer- N)



$P0 \rightarrow P1 \rightarrow P2 \rightarrow P3 \rightarrow \dots \rightarrow P0 \rightarrow P1$


...

Phase Domain (Fractional-N)




$P_0 \rightarrow P_0 \rightarrow P_1 \rightarrow P_1 \rightarrow P_2 \rightarrow P_2 \rightarrow P_3 \dots$



Proposed Soft Injection



Proposed Soft Injection



Design Procedure and Chip Microphoto



Design Procedure

CMOS 65nm technology

Performance Comparison

	This work	Deng ISSCC2014	Marucci ISSCC2014	Elkholy ISSCC2014
CMOS Tech.	65nm	65nm	65nm	65nm
Power [mW]	3 @1.5222GHz	0.78 @0.9GHz	3 @1.7GHz	10.5 @0.58GHz
Spur [dBc]	-53	-47	-51	N/A
FoM [dB]	-224.2	-236.5	-232	-221.9
Type	Frac-N	Int-N	Frac-N	Frac-N
Topology	Soft Injection	Injection locking	DTC-based MDLL	Injection locking

*FOM is calculated based on RMS jitter. $FoM = 10 \log[(\sigma_t/1s)^2 (P_{DC}/1mW)]$

Conclusion

- A synthesizable fractional- N IL-PLL with a soft-injection locking technique is presented.
- The proposed fractional-N IL-PLL can achieve fine resolution, low spur with comparable FoM.