

# A 2.2 $\mu$ W 15b Incremental Delta-Sigma ADC with Output-Driven Input Segmentation

B. Wang<sup>1</sup>, M. K. Law<sup>1</sup>, S. Mohamad<sup>1</sup>  
and A. Bermak<sup>1,3</sup>

Jan. 26, Tuesday


<sup>1</sup>Hong Kong University of Science & Technology

<sup>2</sup>University of Macau

<sup>3</sup>Hamad Bin Khalifa University

# Applications



## □ Architecture vs. Speed and Resolution



"Pipelined A/D Converters: The Basics "; A. Buchwald; Jun. 2015, HKUST Talk.

# $\Delta\Sigma$ A/D Basics

- $\Delta\Sigma$  data converter
  - Low speed, high resolution, tolerance to device imperfections
  - Oversampling, noise shaping




- Easy to implement,  $(6L+3)\text{dB}$  SNR increase for every doubling in OSR

“Understanding Delta Sigma Data Converters”; R. Schreier , G. C. Temes; Oct. 2004 Wiley.

# Incremental $\Delta\Sigma$ A/D

- Incremental A/D characteristics
  - Focus on absolute precision instead of spectral performance
  - Reset before every A/D conversion
  - Interested in residual error, time-domain analysis instead of frequency domain





$$N_{out} = 2^{n_{bit}} (V_{IN} / V_{REF}) + \varepsilon; \varepsilon \in [-1, 1]$$

$(2^{n_{bit}} + 1)$  cycles

# Achieving Higher Energy Efficiency

- At circuit level
  - class-AB, dynamic powered OTA, inverter, etc.
- At system level
  - high-order loop filter, multi-bit quantizer, multi-stage noise shaping-MASH, passive integrator, extended counting
  - 2-step conversion (i.e. zoom) → relaxed integrator




Y. Chae, et. al, "A 6.3  $\mu$ W 20 bit Incremental Zoom-ADC with 6 ppm INL and 1  $\mu$ V Offset," IEEE J. Solid-State Circuits, vol. 48, no. 12, pp. 3019 - 3027, Dec. 2013.


Chia-Hung Chen, et. al, "A Micro-Power Two-Step Incremental Analog-to-Digital Converter," IEEE J. Solid-State Circuits, vol.50, no.8, pp.1796-1808, Aug. 2015

# Proposed Topology

- Sequential quantization
  - Consists only of oversampling modulator → relaxed input filtering
  - Same hardware → matched gain between coarse/fine cycle





$$\begin{aligned} \text{SQNR} &= 10 \log \left( \frac{V_{\text{REF}}^2 / 8}{E^2 / 12} \right) \\ &\approx 2 * 20 \log M_3 - 21.6 \\ &\quad + 20 \log(a_1 b_1 * 2^{D_1 + D_2 + \dots + D_M}) \end{aligned}$$



# Guard Band

- +/-1 LSB guard band to protect INL induced transition error in MSB



$$V_1[M] = a_1 \left\{ \sum_{k=0}^M (V_{IN}[k] - d_i[k]V_{REF}) \right\}$$

$$V_2[M] = a_1 b_1 \sum_{j=0}^{M-1} \sum_{k=0}^j (V_{IN}[k] - d_i[k]V_{REF})$$

$$-b_1 \sum_{j=0}^{M-1} d_i[j]V_{REF}$$

$$\in [-V_{REF}, +V_{REF}]$$


$$\frac{V_{IN}}{V_{REF}} = \frac{2!}{M(M+1)} \sum_{j=0}^{M-1} \sum_{k=0}^j d_i[k] + \frac{1}{a_1} \sum_{j=0}^{M-1} d_i[j]$$

Final Quantization Error

$$E = \frac{4}{M_3(M_3+1)} \frac{1}{a_1 b_1} \frac{3V_{REF}}{2^{D_1+D_2+\dots+D_M}}$$



# I-A/D Modulator

- Integrator time-multiplexing
  - w/o CDS, low frequency opamp chopping
  - Half-delay, 2<sup>nd</sup>-order  $\Delta\Sigma$  to suppress limit cycles





# Prototype & Measurement

- 0.18 $\mu$ m CMOS, 0.12mm<sup>2</sup> area



- -3.5dBFS (0.95V) with 1.4V reference



- Input sweep, x8 averaging at each point

# Performance Summary

## □ Comparison with precision $\Delta\Sigma$ incremental A/D

	[V. Quiqu.] JSSC, 06	[A. Agah] JSSC, 10	[C.C. Lee] TCASI, 10	[Y. Chae] JSSC, 13	[C. Chen] ISSCC, 13	<b>This work</b>
Topology	$\Delta\Sigma$	$\Delta\Sigma + \text{SAR}$	$\Delta\Sigma + \text{cyclic}$	$\text{SAR} + \Delta\Sigma$	$\Delta\Sigma$	$\Delta\Sigma$
Process	0.6 $\mu\text{m}$	0.18 $\mu\text{m}$	0.18 $\mu\text{m}$	0.16 $\mu\text{m}$	0.16 $\mu\text{m}$	<b>0.18<math>\mu\text{m}</math></b>
Chip area	2.08mm <sup>2</sup>	3.5mm <sup>2</sup>	0.5mm <sup>2</sup>	0.37mm <sup>2</sup>	0.45mm <sup>2</sup>	<b>0.12mm<sup>2</sup></b>
Supply	3V	1.8V	2	1.8V	1V	<b>1.8V</b>
Power	300 $\mu\text{W}$	38.1mW	48mW	6.3 $\mu\text{W}$	20 $\mu\text{W}$	2.16 $\mu\text{W}$
T <sub>conv</sub>	66.7ms	1ms	43.5 $\mu\text{s}$	40ms	<0.75ms	<b>11.7ms</b>
Input range	6V	2V	3.6V	1.8V	0.7V	<b>0.8V</b>
<sup>a</sup> SNR <sub>max</sub>	120dB	86.3dB	72dB	119.8dB	81.9dB	<b>85dB</b>
INL (LSB)	+/-8.4 @22b	+/-1 @14b	<2 @14	+/-6.3 @20b	-0.6/+0.4 @14b	<b>-2/+1.5 @15b</b>
<sup>b</sup> FoM <sub>s</sub>	164.0dB	161.3dB	156.8dB	182.7dB	157.1dB	<b>158dB</b>
<b>Calibration</b>	<b>No</b>	<b>Yes</b>	<b>Yes</b>	<b>Yes</b>	<b>No</b>	<b>No</b>

$${}^a\text{SNR}_{\max} = 20 \cdot \log\left(\frac{\text{Input\_range}}{2\sqrt{2}(\text{Input-referred-noise})}\right); {}^b\text{FoM}_s = \text{SNR}_{\max} + 10 \cdot \log\left(\frac{1}{\text{power} \cdot T_{\text{conv}} \cdot 2}\right)$$

Thermal  
FoM