

# **Generating High Coverage Tests for SystemC Designs Using Symbolic Execution**

Bin Lin

Department of Computer Science  
Portland State University

# Agenda

---

- Introduction
- Related work and Background
- Our Approach
- Evaluation
- Conclusions and Future Work


# SystemC

---

- A hardware description language (HDL) extending C++
- A set of C++ classes and macros for hardware design
- IEEE Standard 1666™-2011

# Major SystemC Structures

---



# SystemC Verification


---

- Find bugs in SystemC designs
- Improve the quality of SystemC designs



# Cost of Bugs Increases 10X/Stage

---



DAC 2004 Verification Panel, Makoto Ishii, SoC Solution Center, Sony.

# Agenda

---

- Introduction
- Related Work and Background
- Our Approach
- Evaluation
- Conclusions and Future Work

# Formal Verification of SystemC Designs

---

- Model Checking SystemC Designs Using Timed Automata.  
[Herber et al., 2008]
- Proving Transaction and System-level Properties of Untimed SystemC TLM Designs. [Große et al., 2010]
- KRATOS: A Software Model Checker for SystemC.  
[Cimatti et al., 2011]
- Symbolic Model Checking on SystemC Designs. [Chou et al., 2012]

Limitations: checking limited properties;  
property formulation is challenging


# Dynamic Validation of SystemC Designs

---

- Code-coverage Based Test Vector Generation for SystemC Designs. [Junior and Cecilio da Silva, 2007]
- Coverage Metrics for Verification of Concurrent SystemC Designs Using Mutation Testing. [Sen and Abadir, 2010]
- Automatic RTL Test Generation from SystemC TLM Specifications. [Chen et al., 2012]

# Symbolic Execution

```
void test(int b) {  
    int c;  
  
    if (b < 0)  
        c = -b;  
    else if (b % 2)  
        c = b / 2;  
    else  
        c = 0;  
}
```



# Symbolic Execution Engine: KLEE

---

- Symbolic execution engine
- Built upon the LLVM infrastructure
- Targets on sequential C programs

# Agenda

---

- Introduction
- Related work and Background
- Our Approach
- Evaluation
- Conclusions and Future Work


# Our Approach

---


- Automatic tests generation for SystemC
  - Targets high-level synthesizable subset of SystemC
  - Generates high coverage tests
  - Utilizes symbolic execution

# Workflow of Our Approach

---



# Test-Harness Generation



# Handling SystemC Concurrency

---

- SystemC concurrency

```
sc_signal<int> a;  
  
void T1() {  
    wait();  
    while(true) {  
        a = 1;  
        wait();  
    }  
}  
  
void T2() {  
    int b;  
    wait();  
    while(true) {  
        b = a;  
        wait();  
    }  
}
```

- Simulate by 2 clock cycles
- Execution sequence
  - (T1; T2; T1; T2)  
a: 1, b: 0
  - (T1; T2; T2; T1)  
a: 1, b: 0
  - (T2; T1; T1; T2)  
a: 1, b: 0
  - (T2; T1; T2; T1)  
a:1, b: 0

# Handling SystemC Concurrency (Cont.)

---

- Scheduler

Runnable queue Q1:



Next\_runnable queue Q2:



State:




# Handling SystemC Concurrency (Cont.)

---

- Scheduler


Runnable queue Q1:



Next\_runnable queue Q2:



Active process: **P1**



# Handling SystemC Concurrency (Cont.)

---

- Scheduler


Runnable queue Q1:



Next\_runnable queue Q2:



Active process: **P2**



# Handling SystemC Concurrency (Cont.)

---

- Scheduler


Runnable queue Q1:



Next\_runnable queue Q2:



Active process:



# Technical Challenges and Solutions

---

Challenges	Solutions
Concurrency	Scheduler
Path explosion	Time bound and clock cycle bound
Hardware data structures	Case by case modeling


# Test-Case Generation

---

- Path constraints
  - $(en_2 \neq 0) \wedge (in_2 < 0) \wedge (en_3 \neq 0)$
- Symbolic expressions
  - $[(Eq\ false\ (Eq\ 0\ (ReadLSB\ w32\ 0\ en_2)))\ (Slt\ (ReadLSB\ w32\ 0\ in_2)\ 0)\ (Eq\ false\ (Eq\ 0\ (ReadLSB\ w32\ 0\ en_3))))]$
- Concrete test case
  - $en_2 = 0, in_2 = -1, en_3 = 1$

# Test-Case Replay

---



# Agenda

---

- Introduction
- Related work and Background
- Our Approach
- Evaluation
- Conclusions and Future Work

# Code Coverage Results

---


Designs	LoC	Line Coverage (%)	Branch Coverage (%)
usbArbStateUpdate	85	100	100
mips	255	100	97.9
adpcm	134	100	100
idct	244	100	100
Sync_mux81	52	100	100
risc_cpu_exec	126	100	100
risc_cpu_mmxu	187	99.4	97.9
risc_cpu_control	826	100	100
risc_cpu_bdp	148	100	100
risc_cpu_crif	927	98.2	95.7
risc_cpu	2056	96.3	93.2

# Time and Memory Usage

---


Designs	Time (seconds)	Memory (MB)
usbArbStateUpdate	0.05	13.7
mips	178.23	27.6
adpcm	1.88	16.2
idct	180.00	134.0
Sync_mux81	0.04	13.5
risc_cpu_exec	3.23	46.9
risc_cpu_mmxu	11.38	15.6
risc_cpu_control	0.57	17.8
risc_cpu_bdp	0.15	17.5
risc_cpu_crf	300.00	61.1
risc_cpu	169	264

# Comparison with Random Testing



Line Coverage

# Comparison with Random Testing



Branch Coverage

# Agenda

---

- Introduction
- Related work and Background
- Our Approach
- Evaluation
- Conclusions and Future Work

# Conclusions

---

- Automatically generates test cases
- Provides high code coverage
- Uses modest time and memory
- Scales to designs of practical sizes

# Future Work

---

- Support more SystemC structures
- Develop algorithms to detect data race
- Enlarge the set of SystemC designs

# Thank you!

# SystemC Example

---

```
1  SC_MODULE(example) {           19    void P2()  {
2    sc_in<bool>    en;          20      int c;
3    sc_in<bool>    clk;         21      wait();
4    sc_in<int>     in;          22      while(true) {
5    sc_out<int>    out;         23        if(b < 0)
6                           ;          24          c = -b;
7    sc_signal<int> b;          25        else if(b % 2)
8                           ;          26          c = b / 2;
9    void P1()  {               27
10      wait();                28          out.write(c);
11      while(true) {          29      wait();
12        if(en.read())        30      }
13        b = in.read();       31    }
14      wait();                32    SC_CTOR(example) {
15    }                         33      SC_CTHREAD(P1, clk.pos());
16  }                         34      SC_CTHREAD(P2, clk.pos());
17 }                         35    }
18 }                         36  };
```

# Test Harness

```
1  typedef struct Globals{
2      int b;
3  }globalVars;
4
5  globalVars currState, LStates[2];
6  .....
7  void PREPROCESS(currState) { ..... }
8  void SYNC(LStates) { ..... }
9
10 int main(int argc, char **argv) {
11     .....
12     SESC_make_symbolic(&en, sizeof(en), "en");
13     SESC_make_symbolic(&in, sizeof(in), "in");
14     SESC_thread("P1", &en, &clk, &din, &LStates[1].b, &dout);
15     SESC_thread("P2", &en, &clk, &din, &LStates[2].b, &dout);
16     .....
17     SESC_start(numCycles);
18
19     return 0;
20 }
```

# Flattened Result

---

```
1 void P1 (*en, *clk, *din, *b, *dout) {  
2     .....  
3 }  
4  
5 void P2 (*en, *clk, *din, *b, *dout) {  
6     .....  
7 }
```

# Test-Case Replay Harness

---

```
1 int replayHarness() {
2     bool en;
3     int in;
4
5     wait();
6     while(true) {
7         SESC_de_symbolic(&en, sizeof(en), "en");
8         SESC_de_symbolic(&in, sizeof(in), "in");
9
10        en_out.write(en);
11        in_out.write(in);
12
13        wait();
14    }
15 }
```