



Xing (Sean) Wei

2016-1-28

Easy-logic technology ltd.






We need tools to detect HT!


A yellow starburst graphic with blue outlines and points, containing the text "We need tools to detect HT!" in red.

Chip

A red rectangular box with a thin black border, containing the word "Chip" in white.

Invisible to customers!

Red: added part and
Green: revised part



•

•

•

formal verification

•

•

functional ECO

logic rewiring







**Reverse
Engineering**

**Functional
ECO**


**Logic
Rewiring**



Use OBDD?
SAT?

Exponential


Solving time for a 64-bit multiplier?



Over 10^{20} centuries!



Black Hole



@

Can be solved in P time
for “practical” industrial
circuits


$$f \neq g \\ (\text{RE})^f = g$$

$$f \neq g$$

Efficiently solved in P
time in any condition

$$f \neq g$$

Could be
exponential



$(A+B)^*C$


A^*C+B^*C




— LIVORS —

ADDER3

Equivalent!





FA

FA

FA

FA

FA

FA

FA

FA

HA

HA

HA

HA








00 01 02 03 04 05



FA FA HA HA HA HA HA


FA FA FA

Global Circuit











(a) Old RTL design




(b) New RTL design




Result produced by commercial engine

Better result produced by our engine


(c) Synthesized netlist from (a)




(d) An even optimized ECO result








opposite



affect




-
-

similar style


strategic contrast

performance jump


The coupling algorithm
is switched in !







- Input
-
- For
 - If then
 - Else
 - End if
-
-
- End for
- For
 - If then
 - If then
 - End if
 - End if
- End for
-



```
• Input  
•  
• For      do  
  • If       then  
    •  
    •  
    • End if  
  • End for  
  • For      do  
    • If       then  
      •  
      •  
      • If       then  
        •  
        • End if  
      • End if  
    • End for  
  •
```

•


•

- Add




•



- Remove





Logic Optimization and Equivalence Checking
by Implication Analysis,





X. Yang, T.-K. Lam, and Y.-L. Wu, "ECR: A low complexity generalized error cancellation rewiring scheme," DAC2010

61%

14%

Case	Ours		ECO _{1st} at ICCAD2012	
	Patch size	CPU Time	Patch size	CPU Time
open01	0	0	0	0
open02	0	0	0	0
open03	1	18	0	10
open04	0	21	0	10
open05	0	1	0	65
open06	0	24	0	235
.....
hidden17	54	27	111	383
hidden18	55	45	55	126
hidden19	65	48	FAIL	FAIL
hidden20	53	78	117	456
hidden21	73	146	86	498
hidden22	22	28	FAIL	FAIL
total	757	957	1094	6597
ratio1	61%	14%	1	1



Thank You!