# A High-Throughput and Energy-Efficient RRAM-based Convolutional Neural Network using Data Encoding and Dynamic Quantization

Xizi Chen, Jingbo Jiang, Jingyang Zhu and Chi-Ying Tsui The Hong Kong University of Science & Technology, Hong Kong

ASP-DAC 2018



#### Introduction

- Hardware architecture and related works
- Segmented compression encoding
- Optimizing the bit-resolution of the A/D interface
- MAC rescheduling based on the dynamic quantization
- **Experimental result**
- Conclusion

#### Introduction

- Hardware architecture and related works
- Segmented compression encoding
- Optimizing the bit-resolution of the A/D interface
- MAC rescheduling based on the dynamic quantization
- **Experimental result**

#### Introduction

Top-5 Error Rate (%) vs Depth (ILSVRC)



# Large memory requirement & intensive computations

# of layers	# of parameters	# of <u>m</u> ultiply- <u>a</u> ccumulate <u>c</u> omputations per image
152	60M	11G

**Conventional CMOS-based Architecture** 



# **RRAM-based Multiply-Accumulate Computation**



In-situ computation based on RRAM : an effective approach to the memory wall

#### Introduction

- Hardware architecture and related works
- Segmented compression encoding
- Optimizing the bit-resolution of the A/D interface
- MAC rescheduling based on the dynamic quantization
- **Experimental result**

### Hardware Architecture



State-of-the-art architecture: ISAAC [1]

- Hierarchical structure
- 3-stage pipeline



# Weight Mapping & Input Scheduling

Splitting the weights and input activations into sub-words

- Limited precision of RRAM cells
- High resolution DAC and ADC are costly in terms of power and area



16 iterations

## Weight Mapping & Input Scheduling

Splitting the weights and input activations into sub-words

- Limited precision of RRAM cells
- High resolution DAC and ADC are costly in terms of power and area



**Distributed into** 16 iterations

#### □ Introduction

- Hardware architecture and related works
- Segmented compression encoding
- Optimizing the bit-resolution of the A/D interface
- MAC rescheduling based on the dynamic quantization
- **Experimental result**



$$I(j) = \sum_{i=1}^{N} G(i,j) \times V(i)$$

RRAM crossbar consumes ~20% energy

Reducing the conductance of the memristors is a natural way for power saving

□ Directly reducing the range of conductance

- Not a good idea
- Margin becomes smaller, making the device variance and the noise of the analog computation less tolerable...

Reducing the energy while keeping the margin of the conductance levels unchanged



Reducing the energy while keeping the margin of the conductance levels unchanged

```
Weight: 0010 1110 1001 1100 b
                                                    Crossbar (+)
                                                                              Crossbar (-)
   sw0 = 1100 b > 1000 b
                                                                                     Th,
                                                      5
                                                            5
                                                                               5
                                                                  Z
                                                                                       0100
                                                                Ω
    \rightarrow = 10000 b - (10000 b - 1100 b)
        = 10000 b - 0100 b
                                                     Z
                                                           Z
                                                                 5
                                                                         5
                                                                               5
                                                                                     5
                              forward to
send as a carry
                              Crossbar(-)
                                                                               \bar{\mathcal{T}}
                                                                                    The
                                                     Ŵ
                                                                         5h
                                                                 Z
                                                            Z
                                                                                          Z
to sw1
    sw1 = 1001 + 1 = 1010 b > 1000 b
    sw2 = 1110 b
    sw3 = 0010 b
```

Reducing the energy while keeping the margin of the conductance levels unchanged

```
sw0 = 1100 b
                                                           Z
                                                                  5
                                                0011
\rightarrow = 10000 b - (10000 b - 1100 b)
                                                          0
                                                                 0
     = 10000 \text{ b} - 0100 \text{ b}
                                                                  5
                                                           5
                                                           Ĺ
                                                                  5
```



sw1 = 1001 + 1 = 10000 b - 0110 b

Weight: 0010 1110 1001 1100 b

sw2 = 1110 b + 1 = 10000 b - 0001 b

sw3 = 0010 b + 1 = 0011 b

- Originally: 3 of the 4 sub-words > 1000b
- After SCE: all the sub-words < 1000b

Encoding is also applicable for input activations

- Since DAC is 1-bit, the canonic signed digit (CSD) encoding is used



Input activation : 0010\_1110\_1001\_1100 b

# of non-zero bits = 8



Encoding is also applicable for input activations

- Since DAC is 1-bit, the canonic signed digit (CSD) encoding is used



Introduction

- Hardware architecture and related works
- Segmented compression encoding
- Optimizing the bit-resolution of the A/D interface
- MAC rescheduling based on the dynamic quantization
- **Experimental result**

□ The high-precision A/D interface consumes ~50% energy & ~30% area



□ Splitting the weights and activations into sub-words

- A 1-bit by 2-bit multiplication is done at each memristor cell

□ Bit-resolution of ADC required in the worst case

$$R = log_2 128(rows) + 2(at \ each \ cell) + 1(sign)$$
  
= 10 bit

Power and area increase exponentially with ADC resolution!

### Analog-to-Digital Interface Optimization

□ The worst-case bit-resolution is unnecessary

- High sparsity of activations and weights
- A 6-bit ADC is enough to capture the correct computation most of the time
  - Range provided by the 10-bit ADC

 $[-2^9, 2^9 - 1]$ 

- Around 99% of the bitline outputs

$$[-2^5, 2^5 - 1]$$

#### Using SCE can further reduce the resolution by 1-bit



Distribution of the Bitline Output (x axis: digital output y axis: intensity)

#### Introduction

- Hardware architecture and related works
- Segmented compression encoding
- Optimizing the bit-resolution of the A/D interface
- MAC rescheduling based on the dynamic quantization
- Experimental result

□ MAC is the most time consuming part

- It takes **16** iterations to serially shift in the activation

□ # of A/D conversions for calculating the outputs on MAC  $16(\# of iterations) \times 128(\# of bitlines) = 2048$ 



Let's take a look at the first 4 iterations								2 bit
	<b>b</b> = 7	6	5	4	3	2	1	0
weight	<i>W</i> <sub>7</sub>	<i>w</i> <sub>6</sub>	<i>W</i> <sub>5</sub>	<i>w</i> <sub>4</sub>	<i>W</i> <sub>3</sub>	<i>w</i> <sub>2</sub>	<i>w</i> <sub>1</sub>	<i>w</i> <sub>0</sub>
lter0 ( <i>i</i> = 0)	$a_0 w_7$	$a_0 w_6$	$a_0 w_5$	$a_0w_4$	$a_0 w_3$	$a_0 w_2$	$a_0w_1$	$a_0 w_0$



 $\Box$  The significance of the partial product at each cell changes with (i + 2b)

i ·	+ 2b =	5	4		3		2		1		0	
	$w_2a_1$	>	$w_2a_0$	>	$w_1a_1$	>	$w_1a_0$	>	$w_0a_1$	>	$w_0 a_0$	

The lower the value, the less impact on the accuracy.



The lower the value, the less impact on the accuracy.

Dynamic quantization: skipping the A/D conversions of those partial products that have no significant impact on the accuracy

*i*: *i*<sup>th</sup> iteration

Optimal threshold:  $i + 2b \le 14$ 

**b**:  $b^{th}$  bitline

iter0 (i = 0)

			-		
	b = 0	b = 1	b = 2	b = 3	 b = 7
i = 0	0	2	4	6	 14
i = 1	1	3	5	7	 15
i = 2	2	4	6	8	 16
i = 3	3	5	7	9	 17
i = 4	4	6	8	10	 18
i = 5	5	7	9	11	 19
	•••	•••			 
i = 15	15	17	19	21	 29

Value of i + 2b



Dynamic quantization: skipping the A/D conversions of those partial products that have no significant impact on the accuracy

*i*: *i*<sup>th</sup> iteration

Optimal threshold:  $i + 2b \le 14$ 

**b**:  $b^{th}$  bitline

*iter*1 & 2 (i = 1, 2)

	b = 0	b = 1	b = 2	b = 3	 b = 7
i = 0	0	2	4	6	 14
i = 1	1	3	5	7	 15
i = 2	2	4	6	8	 16
i = 3	3	5	7	9	 17
i = 4	4	6	8	10	 18
i = 5	5	7	9	11	 19
	•••	•••			 
i = 15	15	17	19	21	 29



Skip all bitlines except 7

#### Value of i + 2b

Dynamic quantization: skipping the A/D conversions of those partial products that have no significant impact on the accuracy

*i*: *i*<sup>th</sup> iteration

Optimal threshold:  $i + 2b \le 14$ 

**b**:  $b^{th}$  bitline

*iter*3 & 4 (i = 3, 4)

	b = 0	b = 1	b = 2	b = 3	 b = 7
i = 0	0	2	4	6	 14
i = 1	1	3	5	7	 15
i = 2	2	4	6	8	 16
i = 3	3	5	7	9	 17
i = 4	4	6	8	10	 18
i = 5	5	7	9	11	 19
i = 15	15	17	19	21	 29



Skip all bitlines except 6 & 7

#### Value of i + 2b

Dynamic quantization: skipping the A/D conversions of those partial products that have no significant impact on the accuracy

*i*: *i*<sup>th</sup> iteration

Optimal threshold:  $i + 2b \le 14$ 

**b**:  $b^{th}$  bitline

*iter*15 (i = 15)

	b = 0	b = 1	b = 2	b = 3	 b = 7
i = 0	0	2	4	6	 14
i = 1	1	3	5	7	 15
i = 2	2	4	6	8	 16
i = 3	3	5	7	9	 17
i = 4	4	6	8	10	 18
i = 5	5	7	9	11	 19
	•••	•••	•••		 
i = 15	15	17	19	21	 29

Value of i + 2h



Reserve all the bitlines



□ With a threshold of  $i + 2b \le 14$ : 50% of the A/D conversions are skipped.

# of AD conversions for calculating the outputs on MAC:

 $16(\# of iterations) \times 128(\# of bitlines) \times 50\% = 1024$ 

#### Introduction

- Hardware architecture and related works
- Segmented compression encoding
- Optimizing the bit-resolution of the A/D interface
- MAC rescheduling based on the dynamic quantization

#### Experimental result

### **Experimental Setup**

#### Benchmarks

- Caffe model on CIFAR-10<sup>[1]</sup>
- LeNet on MNIST[2]
- Throughput evaluation
  - Customized cycle-accurate SystemC simulator

#### Power evaluation

- Memory: CACTI6.5[3]
- ADC: Kull et al., 2013[4]
- Peripheral circuits: shift-add, sampling MUX, etc, TSMC 65nm

TABLE I									
	: Power and Area Estimation								
	Memory Architecture in One Tile								
Comp	Params	Spec	<b>R/W Energy</b> $(nJ)$	$Area(um^2)$					
	size	32 KB	0.0271						
eDRAM	bus width	256 bit	leakage power:	38445.2					
	num	1	$0.562 \ mW$						
SRAM	size	1KB	0.0098						
Buffer	bus width	128 bit	leakage power:	81509.4					
	num	6	$1.148 \ mW$						
	One	MAC (24 N	MACs per tile)						
Comp	Params	Spec	Power(mW)	Area $(um^2)$					
	resolution	10 bit	4.43	4042.5					
ADC	num: 1	5 bit	1.84 (58.5%	577.5 (85.7%					
	$f_s:1.28G$		reduced)	reduced)					
SA+	num	1	1.35	3094.8					
Output Reg									
DAC	num	256	0.002	668.2					
	resolution	1 bit							
CSD	num	128	0.001	323.8					
SH	num	128	0.001	5.0					
Sampling MUX	num	1	0.07	529.6					

<sup>[1]</sup> Y. Jia, *et al*. Caffe: Convolutional architecture for fast feature embedding. *ACM*, 675–678, 2014.

<sup>[2]</sup> Y. Lecun, et al. Gradient-based learning applied to document recognition. Proceedings of the IEEE, 2278–2324, 1998.

<sup>[3]</sup> N. Muralimanohar, et al. Optimizing nuca organizations and wiring alternatives for large caches with cacti 6.0, MICRO, 2007.

<sup>[4]</sup> L. Kull, et al. A 3.1mw 8b 1.2gs/s single-channel asynchronous sar adc with alternate comparators for enhanced speed in 32nm digital soi cmos. ISSCC, 468-469, 2013.

### Result of Segmented Compression Encoding (SCE)

#### Decreasing of Crossbar Power Consumption after Encoding

	Weight Encoding	Weight + Activation Encoding
CIFAR10	26.9%	44.1%
MNIST	27.4%	38.7%



#### Average Power per Crossbar (mW)

### Result of A/D Interface Optimization

#### With 5-bit reduction in resolution

power of ADC  $\rightarrow$  reduced by 58%

area of ADC  $\rightarrow$  reduced by 86%

Dorformanco	Conventional Impleme	entation with 10-bit ADC	Modified to 5-bit ADC with Encoding			
Performance	CIFAR-10	MNIST	CIFAR-10	MNIST		
Accuracy (%)	75.55	99.09	75.40	99.05		
Energy Efficiency (Frames/J)	8929	33445	15649	56497		
Area Efficiency (Frames/s/mm <sup>2</sup> )	509	308	677	410		

□ Overall energy efficiency: 1.7 times larger

□ Overall area efficiency: 1.3 times larger

□ Accuracy loss: < 0.15%

#### Result of MAC Rescheduling based on Dynamic Quantization

The overall improvements after the dynamic quantization

- Throughput: 2 times larger Energy efficiency: 3.7 times larger
- Area efficiency: 2.7 times larger Accuracy loss: < 0.32%

Compared with the 12-bit and 10-bit conventional quantization in CIFAR-10

Conventional Quantization to 12-bit Precision Conventional Quantization to 10-bit Precision



#### Introduction

- Hardware architecture and related works
- Segmented compression encoding
- Optimizing the bit-resolution of the A/D interface
- MAC rescheduling based on the dynamic quantization
- **Experimental result**

- □ An encoding scheme is proposed for the weights and activations to reduce ~40% energy consumed on the RRAM crossbars and achieve 1-bit reduction in the ADC resolution.
- Based on the distribution analysis of bitline outputs, the bit-resolution of ADC is further reduced by 5 bits, and thus enables 58% & 86% reduction in ADC power and area.
- □ A dedicated dynamic quantization scheme is proposed for the MAC operation and 50% of the A/D conversions are safely skipped.
- Compared with the state-of-the-art RRAM-based accelerator
  - 2x in throughput
  - **3.7x** in energy efficiency
  - 2.7x in area efficiency

