

Optimizing FPGA-based Convolutional Neural Networks Accelerator for Image Super-Resolution

Jung-Woo Chang and Suk-Ju Kang Sogang University, Seoul, South Korea

Outline

- Introduction
 - Deep Learning
 - Problems with DCNN
- Background
- Proposed Architecture
 - TDC Method
 - Multi-CLP Optimization for the FSRCNN
- Experimental Results
- Conclusion

Deep Learning

Convolutional neural networks (CNN) can solve the problems faced by existing machine learning algorithms in such as object recognition and natural language processing, etc.







Two hockey players are fighting over the puck.

Deep Learning

Recently, CNN have been used to improve image enhancement applications in such as image superresolution (SR) and high dynamic range (HDR) imaging.



Deep Learning

Especially, deconvolutional neural networks (DCNN) are mainly used to reconstruct target images in image enhancement applications.



- Deep Learning
 FSRCNN [1]
 - Deep networks (7 CNN + 1 DCNN)
 - More cost effective than SRCNN, but it's even better.



[1] C. Dong, et al. Accelerating the super-resolution convolutional neural network. In *Springer ECCV* 2016.

- Problems with DCNN
 - 1. Overlapping sum problem
 - 2. Loop dimensions



- Problems with DCNN
 - 1. Overlapping sum problem
 - 2. Loop dimensions



<General CNN Acceleration system>

- Problems with DCNN
 - 1. Overlapping sum problem
 - 2. Loop dimensions

Increase latency, energy consumption and additional hardware resources !



<General CNN Acceleration system>

Problems with DCNN

- 1. Overlapping sum problem
- 2. Loop dimensions



- Loop Optimization Technique [2]
 Tile-parallel architecture
 - Single convolutional layer processor (CLP) method
 - Resource underutilization problem



[2] C. Zhang, et al. Optimizing fpga-based accelerator design for deep convolutional neural networks. In ACM *FPGA* 2015.

- Loop Optimization Technique [2]
 Tile-parallel architecture
 - Single convolutional layer processor(CLP)
 - Resource underutilization problem



[2] C. Zhang, et al. Optimizing fpga-based accelerator design for deep convolutional neural networks. In ACM *FPGA* 2015.

- Resource Partitioning [3]
 - Tile-parallel architecture
 - ≻Multi-CLP method
 - Overcoming resource underutilization problem



[3] Y. Shen , et al. Maximizing CNN accelerator efficiency through resource partitioning. In ACM *ISCA* 2017.

- DCNN Accelerator [4]
 - Tile-based architecture
 - Reverse looping method
 - Overhead (extra operations, loop dimension)



[4] X. Zhang, et al. A design methodology for efficient implementation of deconvolutional neural networks on an FPGA. In arxiv: 1705.02583.

- DCNN Accelerator [4]
 - Tile-based architecture
 - Reverse looping method
 - Overhead (extra operations, loop dimension)



[4] X. Zhang, et al. A design methodology for efficient implementation of deconvolutional neural networks on an FPGA. In arxiv: 1705.02583.

Outline

- Introduction
 - Deep Learning
 - > Problems with DCNN
- Background
- Proposed Architecture
 - TDC Method
 - Multi-CLP Optimization for the FSRCNN
- Experimental Results
- Conclusion

- Main idea
 - An output pixel is generated by overlapping regularly with neighboring blocks.



- Main idea
 - An output pixel is generated by overlapping regularly with neighboring blocks.



- Main idea
 - An output pixel is generated by overlapping regularly with neighboring blocks.



- Main idea
 - An output pixel is generated by overlapping regularly with neighboring blocks.



- Main idea
 - > We can find the input block that determines the output pixels.



Main idea

Especially, each input block moves by S_D pixels, so multiple output pixels can be created with the same input block.



Main idea

Especially, each input block moves by S_D pixels, so multiple output pixels can be created with the same input block.



Main idea

Especially, each input block moves by S_D pixels, so multiple output pixels can be created with the same input block.



Main idea

Thus, the $S_D \times S_D$ output block can be created with the same input block.



Main idea

≻All pixels in the $S_D \times S_D$ output block can be created simultaneously.



Main idea

In conclusion, deconvolution is converted to convolution.

•
$$K_C = \begin{cases} 2 \times \left[\left[\frac{K_D}{2} \right] \times \frac{1}{S_D} \right] + 1, \text{ if } D < 0.5 \\ 2 \times \left[\left[\frac{K_D}{2} \right] \times \frac{1}{S_D} \right], \text{ otherwise} \end{cases}$$
 where $D = \left[\frac{K_D}{2} \right] \times \frac{1}{S_D}$



Main idea

➢ Weights of newly created convolutional layer W_C can be mapped to the weights of the deconvolutional layer W_D using inverse coefficient mapping.



Advantages

- 1. Kernel size is reduced from K_D to K_C . Speed \uparrow , especially useful for kernel based CLP
- All output pixels can be generated in parallel.
 ◆ Speed ↑, DCNN→CNN
- 3. Compared with [4], TDC method does not need to calculate every loop iteration to obtain the position of the input pixels.

✤ Speed ↑, overhead ↓

Advantages

4. In addition, if there is a DSP underutilization problem in the deconvolutional layer, TDC method solves this problem.



Resource underutilization

Advantages

4. In addition, if there is a DSP under-utilization problem in the deconvolutional layer, TDC method solves this problem.



Evaluation of the Performance Compared with [4]

Number of execution cycles (Proposed) =
$$\begin{bmatrix} \frac{S_D^2 \times M}{T_m} \\ \end{bmatrix} \times \begin{bmatrix} \frac{N}{T_n} \\ \end{bmatrix} \times R_L \times C_L \times (K_C \times K_C + \frac{P}{T_r \times T_c})$$
Number of execution cycles [4] =
$$\begin{bmatrix} \frac{M}{T_m} \\ \end{bmatrix} \times \begin{bmatrix} \frac{N}{T_n} \\ \end{bmatrix} \times (S_D \times R_L) \times (S_D \times C_L) \times (K_D \times K_D + \frac{P}{T_r \times T_c})$$
• Case 1. $M \leq \frac{T_m}{S_D^2}$
• Performance enhancement = $S_D^2 \times \frac{K_D^2}{K_c^2}$
• Case 2. $\frac{T_m}{S_D^2} < M < T_m$
• Performance enhancement = $\frac{S_D^2 \times \frac{K_D^2}{K_c^2}}{\begin{bmatrix} \frac{S_D^2 \times M}{T_m} \\ T_m \end{bmatrix}} \times \frac{K_D^2}{K_c^2}$
• Case 3. $M \geq T_m$
• Performance enhancement = $\frac{K_D^2}{K_c^2}$

Proposed Architecture – Multi-CLP

- Hardware Implementation in FSRCNN
 Reafine model
 - Roofline model
 - $CTC \ ratio = \frac{total \ number \ of \ operations}{total \ number \ of \ external \ memory \ access}$
 - $CR = \frac{total number of operations}{number of execution cycles}$



Proposed Architecture – Multi-CLP

- Hardware Implementation in FSRCNN
 - CNN with hourglass-type has a serious problem of DSP underutilization when using single CLP method.

	Optimal Unroll Factor $< T_m, T_n >$	Execution Cycle ×1000	es
Conv 1	<56, 1>	1638	
Conv 2	<6,56>	131	
Conv 3	<12, 12>	589	
Conv 4	<12, 12>	589	
Conv 5	<12, 12>	589	
Conv 6	<12, 12>	589	
Conv 7	<56, 6>	131	
Conv 8	<4, 56>	1638	
Total	13-5	5898	
Cross-Layer Optimization	<9, 56>	18415	$2.12 \times \text{degradation}$

Proposed Architecture – Multi-CLP

- Hardware implementation in FSRCNN
 - We use the multi-CLP method.
 - We set T_n , T_m for the CLP by layer characteristics.



Experimental Environments

- Hardware Implementation Tool
 - High-Level Synthesis
 - ➢ Vivado HLS 2016. 4
 - Xilinx Virtex-7 485T FPGA
 - Single-precision floating point
- CNN model
 - FSRCNN
- Layer 8 Layer 7 Layer 1 Layer 2 Layer 3 Layer 5 Layer 6 Layer 4 3 3 3 3 3 3 3 1 1 1 56 12 12 12 12 12 56 1
- 7 convolution + 1 deconvolution

Experimental Results

TDC Method

- > Loop tiling factor (T_n, T_m) was set to (56, 9).
- Two reasons for the increase in the throughput
 - Kernel size
 - Resource underutilization problem is resolved

	Conventional	method	Proposed me		
SD	Cycles×1000	KD	Cycles×1000	K_C	
2	21233	9	1638	5	12.96 >
3	47775	9	589	3	81.11
4	84934	9	1179	3	72.04 >

Experimental Results

Hardware Implementation in FSRCNN
 Single-CLP method vs Multi-CLP method

		$S_D = 2$				$S_D = 3$			$S_D = 4$				
		T_n	T_m	Layers	Cycles×1000	T_n	T_m	Layers	Cycles×1000	T_n	T_m	Layers	Cycles×1000
				1	11468			1	11468			1	11468
	CL DO	56	9	2	131	56	9	2	131	56	9	2	131
				3	1179			3	1179			3	1179
Single CLP				4	1179			4	1179			4	1179
	CLPU			5	1179			5	1179			5	1179
				6	1179			6	1179			6	1179
				7	458			7	458			7	458
				8	1638			8	1638			8	3276
	Overall				18415				18415				20054
Multi CLP -	CLP0	2	56	1	1638	1	56	1	1638	1	50	1	1638
				7	393			7	786	30	7	786	
	CLP1	5 <mark>6</mark>	4	2	196	56	5	2	196	56	6	2	131
				8	1638			8	3276			3	1179
				0	1050			0	5270			8	4915
	CLP2	12	12	3	589	12	12	3	589	6	12	4	1170
				4	589			4	589			5	1179
				5	589			5	589			6	1179
				6	589			6	589			0	11/9
	Overall				2359				3473				6225
					7.8 ×				5.32 ×				3.22 ×

Experimental Results

- Hardware Implementation in FSRCNN
 - Resource usage of each design
 - Single CLP method used more resources.
 - According to S_D , the tiling factors of multi-CLP does not change much, so there is little difference between resource usage.

		BRAM	DSP	FF	LUT	
Single-CLP		57 <mark>4</mark> (27%)	2520 (90%)	151395 (24%)	142711 (47%)	
	$S_D = 2$	627 (30%)	2413 (86%)	232323 (38%)	175972 (58%)	
Multi-CLP	$S_D = 3$	627 (30%)	2413 (86%)	232330 (38%)	176034 (57%)	
	$S_D = 4$	606 (29%)	2333 (83%)	224834 (37%)	170418 (56%)	

Conclusion

- Propose the TDC Method based DCNN Accelerator.
 - > Reduce the size of the kernel from $K_D \times K_D$ to $K_C \times K_C$.
 - Improves throughput and could resolve the spatial problem.
 - > Increase the parallelism of the output feature maps.
 - > Outperform the state-of-the-art DCNN accelerator up to $81 \times .$
- Propose the Efficient Architecture for Hourglass-type CNN.
 - Implement FSRCNN on Xilinx Virtex-7 FPGA.
 - > Resolve resource underutilization problem.
 - Improve the CNN accelerator up to 7.8× using multi-CLP method when compared with single CLP method.