

MATHEMATISCH-NATURWISSENSCHAFTLICHE FAKULTÄT Eingebettete Systeme



Detecting Non-Functional Circuit Activity in SoC Designs

Asia & South Pacific Design Automation Conference 2018

15.02.2018, Dustin Peterson | University of Tuebingen | Germany

Agenda

- 1. Motivation: What is the benefit of determining non-functional activity?
- 2. Our Methodology
 - Design Analysis
 - Activity Simulation
- 3. Evaluation Results
- 4. Summary & Future Work

What is the benefit of determining non-functional activity?

1 MOTIVATION

The benefit of determining non-functional activity...

- When designing SoCs, a bunch of optimizations at RTL for reducing the toggle activity in a design, like Clock Gating, Operand Isolation, ...
- **Basic idea of each method:** Identify under which conditions several signals or signal groups are not needed to assure correct circuit function.

As long as S=T, all activity at A is cut off by the multiplexer!

If division result is not needed, divider activity is redundant!



We refer to toggle activity in a design, that is *not needed for a correct function*, as being *non-functional*!

The benefit of determining non-functional activity...

- Commercial tools like Synopsys PrimeTime or ANSYS PowerArtist provide activity metrics such as the toggle activity to identify design issues.
 - But: Non-functional (redundant) activity needs to be identified manually!



ANSYS PowerArtist: The yellow boxes and arrows are designer knowledge and are obtained manually!

Today: Is there a chance to obtain non-functional activity automatically?

2 OUR METHODOLOGY

Methodology



- Starting Point: Synthesizable RTL Design
 - Elaboration with Synopsys Design Compiler.
 - Generation of a Verilog RTL Netlist.
 - Maps statements like if, case, ... to generic boolean logic.
 - Retains RTL design structure (components, registers, ports).
 - Used for a formal design analysis.

	Elaboration
<pre>module my_module(CLK, A, S, X); input CLK, A, S; output X; reg R;</pre>	<pre>module my_module(CLK, A, S, X); input CLK, A, S; output X; wire N0;</pre>
assign $X = S ? R : A;$	GTECH_MUX2(.A(A), .B(NO), .S(S) .Z(X));
always @(posedge CLK) R <= A;	<pre>¥**SEQGEN** R_reg(.clocked(CLK),</pre>
enamodule,	endmodule;

RTL Design

Elaborated RTL Netlist

Design Analysis: Formalizing Design

Deriving a graph representation of the elaborated RTL netlist!

```
module my_module(CLK, A, S, X);
input CLK, A, S;
output X; wire N0;
GTECH_MUX2(.A(A), .B(NO), .S(S), .Z(X));
¥**SEQGEN** R_reg(.clocked(CLK), .next_state(A), .Q(NO))
endmodule;
```

Nodes represent circuit elements like component ports or registers

Edges represent functional dependencies between nodes

IODE	COMPONENT	TYPE	DIRECTIO	N DA	TA	TRIGGER					
А	/top	net	input		-	-					
CLK	/top	net	input		-	-					
S	/top	net	input		-	-					
R	/top	flip-flop	-	ŀ	1	CLK					
Х	/top	net	output	$A \wedge \neg S$	$\vee R \wedge S$	-					
		_]	EDGE	SOURC	E SINK					
A		Regist	ter Node	{A, R}	А	R					
CIK		ode	{CLK, R}	CLK	R						
OLIX		- NOLIN	ouc	{A, X}	А	Х					
S		, Edge		{R, X}	R	Х					
	Simul	/topnetinput/topnetinput/topnetinput/topflip-flop- A CLK /topnetoutput $A \land \neg S \lor R \land S$ -/topnetoutput $A \land \neg S \lor R \land S$ -/topNetNode $\{A, R\}$ A R \Box Net Node $\{A, X\}$ A X $\{R, X\}$ RX $\{R, X\}$ RXSimulation GraphSimulation GraphSimulation Graph-		Х							
Simulation Graph											

Ν

Boolean Expression Diagrams (BEDs)

- BEDs¹ are a generalization of Binary Decision Diagrams (BDDs).
- Nodes can be either shannon nodes (similar to nodes in BDDs, each with low and high outgoing high edge) or terminal nodes, but also operation nodes!
- Efficient methods for converting BEDs into full or partial BDDs are available!



Partial BDD with A at root.

¹H. <u>Andersen and H. Hulgaard, "Boolean expression diagrams," Proceedings of Twelfth Annual IEEE Symposium on Logic in Computer Science, 1997.</u>

For each node X and each incoming edge $V \rightarrow X$, a don't care function will be derived $D(F_X, V) = F_{X,V=T} \otimes F_{X,V=\perp}$: Under which condition is $V \rightarrow X$ inactive?



- The resulting function D(F, v) is then converted to a partial BDD with a heuristic variable order (e.g. S > A > R) and **rounded down** to higher-order variables!
 - Control signals have higher priority!
 - Rounding eliminates conflicts between don't care conditions (e.g. if A is inactive because S is true, S cannot be inactive because A==B, at the same time!)



- Finally the simulation graph gets a boolean function INACTIVE for each edge that determines under which condition a specific edge is not used.
 - Something similar is done for a register: **KEEPS_VALUE**

NODE	COMPONENT	TYPE	DIRECTION	I DA	DATA		<u></u>	KEEPS_VALUE
А	/top	net	input		-	-	I/s	
CLK	/top	net	input		-	-	ana	-
S	/top	net	input		-	 ()	e e	-
R	/top	flip-flop	-	ŀ	1	CLK	cal	\perp
Х	/top	net	output	$A \wedge \neg S$	$A \wedge \neg S \vee R \wedge S$		u,t	-
			EDGE	SOUR	RCE SINK		INACTIVE	
A		Regis	ter Node	{A, R}	А	R	b	, T
			ebo	CLK, R} CLK		R	uri	T
		INCLIN	oue	{A, X}	А	Х	o D	S
		, Edge		{R, X}	R	Х	dec	$\neg S$
				{S, X}	S	X		T

Activity Simulation

• Simulation Graph is now used with a VCD file to determine functional and non-functional activity per cycle.

• Two-Phase Simulation Model:

- a) Forward Simulation
- b) Backward Propagation

										NODE	0ns	10ns	20ns	30ns	40ns	
)ns 10ns	20ns	30ns 40ns			R	Written	Written	Written	Written	Written	i
				CLK () 1	0	1 0	CD		EDGE	0ns	10ns	20ns	30ns	40ns	ace
				S () 0	1	0 0	>	Forward	{A, R}	Active	Active	Active	Active	Active	y tr
NO	DE COMPONENT	TYPE	DIRECTION	DATA	TRIGGER	KEE	PS VALUE		Simulation	{CLK, R}	Active	Active	Active	Active	Active	ern
A	/top	net	input		-		-	ج		{A, X}	Active	Active	Inactive	Active	Active	act
CL	.K /top	net	input		-		-	rap		{R, X}	Inactive	Inactive	Active	Inactive	Inactive	ŧ
S	s /top	net	input	-	-		-	G		{S, X}	Active	Active	Active	Active	Active	
F	top	flip-flop	-	Α	CLK		T	tio	NODE	0ns 1	0ns 20	ns 301	າs 40n	s p	a >	
\rightarrow	/top	net	output	$A \wedge \neg S \vee R \wedge S$	-		-	Inla	R V	Vritten W	ritten Wri	tten Writ	ten Writte	en 9 8	tivit	
			•	EDGE	SOURCE	SINK	INACTIVE	Sij	EDGE	0ns 1	0ns 20	ns 301	າs 40n	s tra / ta	ac /ity	
				{A, R}	А	R	T	eq	{A, R}	Active Ac	ctive Act	tive Acti	ive Activ	vity a	I nal	Backward
		CL	$\langle \rightarrow B \rightarrow \rangle$	CLK, R	CLK	R	\perp	tat	{CLK, R} /	Active Ad	ctive Act	tive Acti	ve Activ	a/ Iple	l dig	Propagation
		01.		{A, X}	А	Х	S	L L L	{A, X}	Active Ad	ctive Inac	ctive Acti	ive Activ	al al a	<u>in</u>	
			S	{R, X}	R	Х	$\neg S$	Ā	{R, X} Ir	nactive Ina	active Act	tive Inac	tive Inacti	ve Li o	DD	
				{S, X}	S	Х	\perp		{S, X} /	Active Ac	ctive Act	tive Acti	ve Activ	/e	μŭ	

VCD File

Simulation Graph

Activity Simulation: Forward Simulation

- During **forward simulation** all don't care functions are solved by taking the exact values of each signal from the VCD trace.
- For each cycle, we determine:
 - Is a register written this cycle or does it retain its current value?
 - Is an edge actively read or is it inactive?

					VCD	File	;			NOR		10		000	2000	4000	
				NODE	1000	2000	2000 4000			B	Writ	tten Wr	itten W	ritten	Written	Written	
				CLK 0		20115	1 0	8		EDG	iE Or	ns 1()ns 2	0ns	30ns	40ns	ate
				S 0	0	1 (0 0	×	Forward	{A, F	R} Act	ive Ac	tive A	ctive	Active	Active	y tra
NODE	COMPONENT	TYPE	DIRECTION	DATA	TRIGGER	KEEI	PS_VALUE		Simulation	{CLK,	R} Act	ive Ac	tive A	ctive	Active	Active	erm
А	/top	net	input	-	-		-	÷		{A, >	Act Act	ive Ac	tive In	active	Active	Active	acia
CLK	/top	net	input	-	-		-	irag		{R, >	<pre>{} Inac</pre>	tive Ina	ctive A	ctive	nactive	Inactive	
S	/top	net	input	-	-		-	U L		{S, >	Act	ive Ac	tive A	ctive	Active	Active	
R	/top	flip-flop	-	Α	CLK		\perp	atio	NODE	0ns	10ns	20ns	30ns	40ns	ed	ס <u>ל</u> ס	
Х	/top	net	output	$A \wedge \neg S \vee R \wedge S$	-		-	Ĩ	R	Written	Written	Written	Written	Writte	n eg	an	
		•		EDGE	SOURCE	SINK	INACTIVE	Si	EDGE	0ns	10ns	20ns	30ns	40ns	y ta	l ac	
		P		{A, R}	А	R	T	eq	{A, R}	Active	Active	Active	Active	Active	etel	acti B	ackward
		CLK	\rightarrow R \rightarrow)	(CLK, R)	CLK	R	\perp	otat	{CLK, R}	Active	Active	Active	Active	Active	ple acti	P gi gi	ropagation
				{A, X}	A	Х	S	Ĕ	{A, X}	Active	Active	Inactive	Active	Active	s al a	fun l	
		S	\$	{R, X}	R	Х	$\neg S$	∢	{R, X}	nactive	Inactive	Active	Inactive	Inactiv	it Fi e	o -	
				{S, X}	S	Х	T	- 1	{S, X}	Active	Active	Active	Active	Active	8	ц Г	

Simulation Graph

Activity Simulation: Backward Propagation

- During backward propagation all information is propagated backwards in time and space.
 - Time Propagation: Remove register writes without any future read!
 - **Space Propagation:** If a node has only non-functional outgoing edges, mark all incoming edges non-functional!



Simulation Graph

3 EVALUATION RESULTS

Implementation

 Methodology implemented as a Scala library and integrated as a plugin into Synopsys Design Compiler.



- Evaluation done based on a variety of open source + commercial designs:
 - x86-compatible open source processor (http://zet.aluzina.org)
 - RISC-V based Murax SoC (https://github.com/SpinalHDL/VexRiscv)
 - Commercial ASIP architecture

Reports on x86-compatible processor Zet v1.3.1

Example Design: x86 Zet

- x86-compatible open source processor design (opencores.org)
- Activity report for Zet running 19_segpr (1 division)





- Plugin runtime for this design¹:
 - Design Analysis: ~25 seconds
 - Simulation: ~350 microseconds per simulated cycle

Reports on x86-compatible processor Zet v1.3.1

Example Design: x86 Zet

- x86-compatible open source processor design (opencores.org)
- Sleep Mode Trace for Zet running 18_div (30 divisions)



• RISC-V-based Murax SoC (https://github.com/SpinalHDL/VexRiscv)

- RISC-V attached to an AXI bus with on-chip RAM
- 2 timers attached to an APB bus using an AXI \leftrightarrow APB bridge



Software running on the RISC-V.

Sleep Mode Traces derived by our tool.

• Plugin runtime for this design¹:

- Design Analysis: ~30 min
- Simulation: ~1.5 milliseconds per simulated cycle

¹ Intel Core i5-3470 3.2GHz, Scientific Linux 7.4, no multi-threading implemented

- Commercial ASIP architecture in two different flavours:
 - A) Implementation without functional unit clock gating
 - B) Implementation with functional unit clock gating
- Evaluation of Clock Gating Efficiency of both flavours using the Dhrystone benchmark:



- Plugin runtime for this design¹:
 - Design Analysis: ~15 min
 - Simulation: ~3 to 5 milliseconds per simulated cycle

¹ Intel Core i5-3470 3.2GHz, Scientific Linux 7.4, no multi-threading implemented

4 SUMMARY

Summary & Future Work

• Developed, implemented and evaluated a methodology for detecting functional and non-functional activity in RTL simulations.



 Evaluated a variety of designs: an open source processor, a commercial ASIP and a RISC-V based SoC

• Future Work

- Speed up simulation speed by either lossless graph compressions or by losing some accuracy, for example merging N 1-bit registers into one simulation graph node.
- Analysis of the PULPino SoC design.
- Using Sleep Mode Traces for pattern-based clustering of a design into power domains like in¹.

¹ A. Dobriyal et al., "Workload Driven Power Domain Partitioning," in Progress in VLSI Design and Test, 2012.

Thank you!

Dustin Peterson

Eberhard Karls Universität Tübingen Lehrstuhl für Eingebettete Systeme Fon: +49 7071 - 29 – 75458 Fax: +49 7071 - 29 – 5062 E-Mail: dustin.peterson@uni-tuebingen.de