

Process Design Kit for Flexible Hybrid Electronics

Leilai Shao¹, <u>Tsung-Ching Jim Huang²</u>, Ting Lei³, Ray Beausolail², Zhenan Bao³, and Kwang-Ting Cheng^{1,4}

¹Electrical and Computer Engineering, UC-Santa Barbara, USA ²Hewlett Packard Labs, Hewlett Packard Enterprise, USA ³Chemical Engineering, Stanford University, USA ⁴Electronic and Computer Engineering, HKUST, China

IEEE ASP-DAC 2018

Outline

-Introduction

- -Flexible hybrid electronics (FHE)
- -Design challenges and opportunities for flexible hybrid electronics
- -Process design kit for FHE Manufacture-Design Ecosystem (FHE-PDK)
- -Driving Technology: Carbon-nanotube devices and design rules
 - -Comparison among thin-film transistor (TFT) technologies
 - -Carbon-nanotube thin film transistors (CNT-TFTs)
 - -Carbon-nanotube resistors
- -Process Design Kit Implementation
 - -Device modeling for CNT based passive and active devices
 - -Design verification (DRC/LVS/LPE) for printed carbon-nanotube circuits
- -Conclusion and Future Outlook

IoT Market Growth by Market Segments 2015-2020

Figure 1: B2B segments will generate more than \$300 billion annually by 2020, including about \$85 billion in the industrial sector



Notes: Things and legacy hardware include semiconductors for sensing, communication, processing, memory and modules (boards for housing silicon); consumer IoT devices includes hobbyist drones, smart garments, smartwatches, sports watches, wearable cameras, wristbands, head-mounted displays, other fitness monitors; data services includes the value of subsidized consumer IoT devices

Sources: Gartner; IDC; Harbor; Cisco; Ericsson; Machina Research; Ovum; industry interviews; Bain & Company

Intelligent IoT Infrastructure with IoT Nodes



Intelligent Flexible Cloud Applications run where the data is, independent of the network node Heterogeneous Compute is distributed into the network Networks and Compute resources are both managed Compute and configured using standard IT technologies Storage С Acceleration Packet Flows Packet Flows Packet Flow Devices Edge Aggregation Core Data Center Scale-Down Power Consumption and Form Factor Scale-Up from Little Data to Big Data Decrease Latency Source: ARM

IIoT nodes and edges are capable of sensing and performing applications and analytics locally where the data is generated for actionable insights. IIoT node/edge only updates key information to the cloud with to enhance data security, reduce latency, and save power.

Flexible Electronics for Edge Computing/IoT

- Printable, light-weight and low-cost
- Bendable, stretchable, and durable
- Suitable for high-volume manufacturing
 - Industrial-grade multi-jet printing
 - Roll-to-roll imprinting (nano-to-micro scale)
- Complementary to Si-CMOS VLSI
 - Low non-recursive expense (NRE) for small-volume high-variety







Flexible Hybrid Electronics for Intelligent IoT Nodes

-By heterogeneous integration of flexible active and passive devices (ex. transistor, interconnect, resistor, capacitor, antenna, and battery etc) with ultra-thin low-power silicon chips, our research goal is to bring the machine intelligence to various "things" and make them smarter with learning



Carbon-Nanotube Logic

Glucose Sensor SOC

NextFlex is Established by US DoD/FlexTech in 2015

VENTFLEX

Mission: Usher in the era of "electronics on everything" and advance efficiency of our world

ABOUT NEXTFLEX

BUILDING THE NEXT BIG THING IN FHE

The formation of NextFlex has been a benefit to the rapidly expanding field of <u>Flexible Hybrid Electronics (FHE)</u>.

Formed in 2015 through a cooperative agreement between the US Department of Defense (DoD) and FlexTech Alliance, NextFlex is a consortium of companies, academic institutions, non-profits and state, local and federal governments with a shared goal of advancing US. Manufacturing of FHE. By adding electronics to new and unique materials that are part of our everyday lives in conjunction with the power of silicon ICs to create conformable and stretchable smart products, FHE is ushering in an era of "electronics on everything" and advancing the efficiency of our world.

<u>\$75M federal fund</u> <u>\$181M with cost-share</u> 2015 – 2020 Self-sustainable afterward



Process Design Kit for Flexible Hybrid Electronics



Open-source to NextFlex members

Open Ecosystem for Flexible Hybrid Electronics

- Create an ecosystem connecting applications/product companies and third party OEM/ODM vendors
- Interface between system architect/circuit designer and manufacturer
- Protecting IP from competitors; open-source for R&D purposes



Driving Technology: Carbon-nanotube Flexible Electronics

Comparison Among Flexible Thin-Film Transistors

TFT Technology	Amorphous Si	Metal-Oxide	SAM-Organic	Ink-Jetted Organic	Carbon Nanotube
Process Temperature	250 °C	< 100 °C	< 100 °C	Room Temp.	Room Temp.
Process Technology	Lithography	Roll-to-Roll Lithography	Shadow Mask	Ink-Jet Printing	Roll-to-Roll/Inkjet /Lithography
Feature Size	8 µm	2 µm	50 µm	50 µm	2 µm
Substrate	Glass/plastics	Glass/plastics	Wafer/plastics	Glass/plastics	Wafer/plastics
Device Type	N-type	N-type	N/P-type	P-type	N/P-type
Supply Voltage	20V	5V	2V	40V	2V
Mobility (cm²/Vs)	1	10	0.01/0.5	0.01	>25
Cost / Area	Medium	Low	Low	Low	Very Low
Lifetime	Good	Good	Poor/Medium	Poor	Poor/Good

Design Challenges for Flexible Hybrid Electronics

•Circuit design:

- -Slow carrier mobility (~ 1-25 cm²/Vs) → limited operation speed
- -Large feature size (L_{MIN} ~ 20 μ m) \rightarrow large parasitics (R/C)
- -Mono-type devices \rightarrow poor noise margin; high static power
- –Inferior reliability (bias-stress or chemical) \rightarrow poor operation lifetime
- –Large process variations (>50%) → device mismatches
- •Design Verification:
 - –Lack of design rule checking \rightarrow prone to manufacturing yield loss
 - –Lack of layout versus schematics checking \rightarrow prone to design errors
 - –Lack of layout parasitic extraction \rightarrow inaccurate simulation results
 - –Lack of co-simulation environment of printed circuit and silicon chips → need to perform physical verification and simulation separately; lower productivity

Carbon-nanotube Active and Passive Devices





Ultra-thin Flexible CNT-TFTs on 1-µm Thick Foil

•

•

•



Ultra-Low Voltage (0.8V) Pseudo-CMOS CNT Circuits



Pseudo-CMOS for Printable Circuits



Table 1: Comparison of State-of-the-art Flexible NFC and RFID Tags.

Design Example	NFC [2]	NFC [3]	NFC [4]	RFID [5]	RFID [6]
Logic Style	Pseudo-CMOS	Pseudo-CMOS	Pseudo-CMOS	Diode-load	Zero-VGS
Circuit Area (mm ²)	50.55	10.9	15.8	8.05	70
# of Supply Voltages	3	3	3	2	2
Ring-Osc Stage Delay (ns)	2.4	63	570	349	909000
Data Rate (kb/s)	105.9	396.5	43.9	71.6	0.05
Power (mW)	7.5	64	63.5	93.2	0.02

Source: [2-4] K. Myny et al, ISSCC17', 16', 15'; [5] B. Yang et al, ETRI Journal; [6] H. Ozaki et al, VLSI'11

Flexible Carbon-Nanotube Resistor Array



FHE-PDK Implementation

Database Structure for FHE-PDK



CNT-TFT Modeling



CNT-TFT Model Validation



CNT-TFT Model Validation and Parameter Extraction

Sub-threshold Swing

Effective Mobility

Contact Resistance

Channel Length Modulation

Factor of Gate Dependent mobility

- A wide range of VGS \in [-2, 0]V ²⁵ and VDS \in [-4, 0]V, covering ²⁵ sub-threshold, linear and ¹⁵ saturation, are investigated;
- Device parameters are extracted out of 52 fabricated CNT-TFTs, where a Gaussian distribution is assumed for process variations. All extracted parameters are summarized in Table III, where the mean value μ and standard deviation σ are provided.



SS

 μ_0

λ

 γ

 R_C

[0.28, 0.0388] V/dec

 $[0.064, 0.0185] V^{-1}$

[1531, 291] Ω

[0.20, 0.116] (-)

 $[25.69, 0.19] \ cm^2/Vs$

CNT-Resistor Modeling



Physical Verification Implementation Procedures



Layer Derivation and Design Rule Checking



Device Recognition and Layout versus Schematic



Parasitic Definition and Layout Parasitic Extraction



Parameterized Cell (P-Cell) for CNT Resistors

Note: All parameters not in the geometry space (ChL [10,100] um, ChW[4,200] um, CW[2,10] um) will cause an warning/error				Sheet Resistance will automatically change once changing the parameters based on the measurements and linear interpolation in the geometry space (ChL [10, 100] um, ChW[4, 200] um, CW[2, 10] um)				nge once asurements space (ChL
Contact V	ontact Width Cancel Apply Sheet Resistance			Chann	el Length=50um	C	hannel	Length=100um
Itipier	1	an S	Multiplier		1	Multiplier		1
ntact Width eet Resistance	2u M	off 🔽	Sheet Resistance		135.2K Ohms	Sheet Resistance		103.1K Ohms
lh .	4u M	or 🔽	Width		4u M	Width		4u M
Parameter of view	Use Tools Filter	hannel Length	Length		50u M	Length		100u M
hannel	Width	or 🖻	CDF Parameter of	f view U	se Tools Filter	CDF Parameter of	view U	se Tools Filter 🔽
interfaceLastCh.	1 15:00:21 2017	of of		Channe	er Length=10um	Cha	nnerL	engtn=20um
User Property	Add Delete Modify Master Value Local Value	Display	[Chann	el Length-10um	Cha	n n a l l	an ath - 20 um
Instance Name	12	value 🖻				Multiplier		1
View Name	symbol	or 💌	Multiplier		1	Oneer Nearannee.		120. SK Othis
Library Name	PHE-PDK-Lib	or P	Sheet Resistance		136.6K Ohms	Chaot Basistense		10C EV obre
Property	Value	Display	Width		4น ท	Width		4น ท
L sysie	em 👱 user 👻 CDF		Length		10u M	Length		20u M
y To only cu	rrent 🔽 instance 🔽		CDF Parameter of v	view Use	Tools Filter	CDF Parameter of vis	ew Use	Tools Filter

Conclusion and Future Outlook

-FHE is emerging for sensing and computing virtually anywhere

- -US FHE-MII (*NextFlex*) established in 2015 to promote this field by collaboration (government/industry/academia)
- -We aim to bring machine intelligence to billions of intelligent IoT nodes
- -Solutions to solve circuit design and verification challenges
 - -Compatible with ink-jet printing and roll-to-roll imprinting for mass production -*Pseudo-CMOS* circuits demonstrated for RFID/NFC/Healthcare/Energy -LSPC (IMEC ISSCC'17) using *Pseudo-CMOS* and > 2,000 TFTs becomes reality

-Process design kit for flexible hybrid electronics (FHE-PDK)

- -Spice models for printed active and passive components
- -Design rules and checking (DRC/LVS/LPE) for printed TFT circuits
- -Integrated environment for printed circuit and silicon chip co-development