

From Silicon to Printed Electronics: A Coherent Modeling and Design Flow Approach Based on Printed Electrolyte Gated FETs

Gabriel C. Marques^{1,2}, Farhan Rasheed¹, Jasmin Aghassi-Hagmann² and <u>Mehdi B. Tahoori¹</u>

 1 INSTITUTE OF COMPUTER ENGINEERING (ITEC) – CHAIR OF DEPENDABLE NANO COMPUTING (CDNC) 2 INSTITUTE OF NANOTECHNOLOGY (INT)





- Printed/organic electronics
- Electrolyte-gated transistors (EGFETs) based on oxide semiconductors
- Ring oscillator structure
- EGFET modelling
- Process Design Kit (PDK)
- Future Applications
- Summary

Overview: Printed electronics



- Devices are processed from solutions (inks).
- Circuits or electrical components can be printed on rigid or flexible substrates.
- Fabrication costs are potentially low compared to silicon based devices.









Organic field-effect transistors



- Low mobility organic, p-type semiconductors are used as channel material.
- Inefficient gating results in applications with high supply voltage requirements (> 10 V).







Printed/organic electronics

- Electrolyte-gated transistors (EGFETs) based on oxide semiconductors
- Ring oscillator structure
- EGFET modelling
- Process Design Kit (PDK)
- Future Applications
- Summary

Electrolyte-gated transistors



- The channel is replaced with indium oxide (In₂O₃), which has high intrinsic mobility.
- Electrolyte-gating provides high gate-capacitance.
 - Therefore, the supply voltage is reduced to values ~ 1.0 V.



Mehdi Tahoori



Mehdi Tahoori

ASP-DAC 2018

The Helmholtz double layer



- Ions of opposite polarity as the gate bias are attracted to the gate-electrolyte interface.
- Counter ions are aligning at the electrolytesemiconductor interface.

Charge accumulation happens inside the channel.



Indium oxide as channel material





At negative bias, holes are accumulated in the channel.

Holes are not mobile since indium oxide is an electron conductor.

At zero gate bias, non charges are present inside the channel.

 At positive gate bias, electron accumulate inside the channel.
Current is able to flow between the drain and source electrodes.

[S. Dasgupta et al., ACS Nano, 10.1021/nn202992v]

Mehdi Tahoori

ASP-DAC 2018



- Printed/organic electronics
- Electrolyte-gated transistors (EGFETs) based on oxide semiconductors
- Ring oscillator structure
- EGFET modelling
- Process Design Kit (PDK)
- Future Applications
- Summary

Ring oscillator characterization





[G. C. Marques et al., Applied Physics Letters, 111(10), 102103, 2017]

Mehdi Tahoori

ASP-DAC 2018

Experimental ring oscillator results



The switching capacitance saturates at ~ 20 nF.
The switching resistance saturates at ~ 25 kΩ.



[G. C. Marques et al., Applied Physics Letters, 111(10), 102103, 2017]

Mehdi Tahoori

ASP-DAC 2018



- Printed/organic electronics
- Electrolyte-gated transistors (EGFETs) based on oxide semiconductors
- Ring oscillator structure
- EGFET modelling
- Process Design Kit (PDK)
- Future Applications
- Summary

EGFET Curtice based model

Below-Threshold

Modeled with the subthreshold equation:

 $I_{DS} = I_{S} e^{\frac{V_{GS} - V_{th}}{nV_{thermal}}} \tanh(\alpha V_{DS})(1 + \lambda V_{DS})$

<u>Near-Threshold</u>

Modeled with a cubic interpolation:

$$I_{DS} = \left(aV_{GS}^{3} + bV_{GS}^{2} + cV_{GS} + d\right) \cdot \\ \cdot \tanh(\alpha V_{DS})(1 + \lambda V_{DS})$$

Above-Threshold

Modeled with the Curtice model: $I_{DS} = \beta (V_{GS} - V_{th})^{\gamma} \tanh(\alpha V_{DS})(1 + \lambda V_{DS})$

[G. C. Marques et al., IEEE TED, 10.1109/TED.2016.2621777]

Mehdi Tahoori

ASP-DAC 2018





EKV based EGFET model



- Single equation for all operation regimes of transistor.
- Updated EGFET model for simulation of printed transistors and their process variations.

Drain Current Equation:

$$I_{DS} = I_o \left[ln \left(f_3 + e^{(v_p - v_s)} / 2 \right)^{\gamma} - ln \left(f_3 + e^{(v_p - v_d)} / 2 \right)^{\gamma} \right]$$

where,

$$I_o = 2nf_1 \frac{W}{L} \phi_t^2 \qquad v_p \approx \frac{V_{GS} - (V_{TH} - f_4 V_{DS})}{\frac{n}{f_2} \phi_t} \phi_t^2$$

[F. Rasheed et al., IEEE TED, 10.1109/TED.2017.2786160]

Mehdi Tahoori

ASP-DAC 2018

EKV based EGFET model



- Model parameters contains empirical and fitting parameters to match measurement curve.
- It can be extended to model process variations in printed transistors.





- Printed/organic electronics
- Electrolyte-gated transistors (EGFETs) based on oxide semiconductors
- Ring oscillator structure
- EGFET modelling
- Process Design Kit (PDK)
- Future Applications
- Summary

Mehdi Tahoori

ASP-DAC 2018

1/25/2018

Process Design Kit (PDK)

- In general PDK is comprised of two components group:
- Front-end components:
 - Devices symbol
 - Standard cells
 - Models
- Back-end components:
 - Technology and display files
 - Verification rules deck (DRC,LVS,PEX)
 - Parameterized cell (Pcell)



Printed electronics design flow including PDK

PDK – Parametrized Cell



- We have already developed in-house PDK for our process technology.
- N-type EGFET and resistor model as well as their Pcells are integrated in our design environment.



Mehdi Tahoori

ASP-DAC 2018

PDK – DRC/LVS



DRC and LVS rules are also added for available layers.





Design Rules	Comments
a.1	Channel length
a.2	Channel width
a.3	Gate electrode width
a.4	Separation between gate-electrode and electrolyte
a.5	Separation between gate-electrode and drain/source-
	electrode
a.6	Overlap of PEDOT:PSS and gate-electrode
b.1	Resistance strip length
b.2	Spacing between resistance strip

An example of design rules for our printed process

DRC = Design Rule Check LVS= Layout versus Schematic

Mehdi Tahoori

ASP-DAC 2018

Hardware-software correlation



The measured and simulated frequency differ by 4.7% only.



Mehdi Tahoori

ASP-DAC 2018



- Printed/organic electronics
- Electrolyte-gated transistors (EGFETs) based on oxide semiconductors
- Ring oscillator structure
- EGFET modelling
- Process Design Kit (PDK)
- Future Applications
- Summary

Physically Unclonable Functions (PUF) based on EGFETs



EGFETs are promising candidates for PUF based security applications due to the huge process variation.



Mehdi Tahoori

ASP-DAC 2018

Latch based on EGFETs





Mehdi Tahoori

ASP-DAC 2018



- Printed/organic electronics
- Electrolyte-gated transistors (EGFETs) based on oxide semiconductors
- Ring oscillator structure
- EGFET modelling
- Process Design Kit (PDK)
- Future Applications
- Summary

Summary



- Electrolyte-gating reduces the required supply voltages to values ~ 1.0 V.
- Oxide semiconductors yield high performance devices in the printed electronics domain.
- Process Design Kits (PDK) are useful tool for designers to develop new applications.
- Potential applications for EGFET technology was shown:
 - Ring oscillator
 - Physically Unclonable Function (PUF)
 - Latch



Thank you for your attention!!!

Acknowledgement





Mehdi Tahoori

ASP-DAC 2018