



Università della Svizzera italiana



#### DarkMem: Fine-Grained Power Management of Local Memories for Accelerators in Embedded Systems

**Christian Pilato** 

Università della Svizzera italiana, Lugano, Switzerland

23rd Asia and South Pacific Design Automation Conference (ASP-DAC 2018) Luca P. Carloni

Columbia University, New York, NY, USA

January 25, 2018 - Jeju Island, Korea

# Hardware Accelerators in SoCs

- Key elements for energy-efficient high performance [DAC15]
  - Specialized microarchitecture for both computation and storage
- Almost 45% of power consumption is due to SRAM static power
  - Industrial 32nm CMOS technology
- No specific solutions for SRAM power management
  - Dual-rail SRAMs not sufficiently exploited

[DAC15] E. Cota, P. Mantovani, G. Di Guglielmo, and L.P. Carloni, <u>An</u> <u>analysis of accelerator coupling in heterogeneous architectures</u>, in *Proc. of the ACM/IEEE Design Automation Conference (DAC)*, June 2015,



# **Embedded Scalable Platforms**

- Flexible architecture for the integration of heterogeneous components
  - Protocol & Shell paradigm and scalable communication infrastructure
- System-level design methodology supported by
  - a mix of commercial and inhouse CAD tools
  - a growing library of reusable IP blocks



[DAC16] L.P. Carloni <u>The Case for Embedded Scalable Platforms</u>, in Proc. of the ACM/IEEE Design Automation Conference, Jan. 2016.

#### **Private Local Memories**

- Dedicated local memories for storing part of the data
  - Application-specific microarchitecture for fixed-latency accesses
  - Alternative implementations with **block partitioning** [TCAD17]



[TCAD17] C. Pilato, P. Mantovani, G. Di Guglielmo, and L.P. Carloni <u>System-Level Optimization of Accelerator Local Memory for Heterogeneous</u> <u>Systems-on-Chip</u>, *IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems*, 36(3), pp. 435-448, March, 2017.

# How to Dynamically Control the Banks

- A scenario is a given configuration of the accelerator to execute a specific problem instance
  - E.g.: processing images of different size
- PLM units must be sized for the worst-case scenario, but they may not be entirely used in all scenarios
  - Possibility of fine-grained power savings

Let us assume an accelerator that can be executed in two scenarios (S1 and S2) with a 50% probability

## **Scenario-based Optimization**

- Each accelerator can turn off the banks that are not entirely used in the current scenario
- Design-time partitioning of the banks to maximize the ones that are power gated







8x32 SRAMs 1,024x32 SRAMs

### **Workload-based Optimization**

- The system conditions can alter the execution dynamics
  - E.g.: System congestion when communicating with the external memory
- Dynamic control of the logic/cell power gating based on the execution phases
  - Three operating modes: active, idle, deep-sleep



#### **DarkMem Architecture**

- Each PLM unit is extended with power-control logic
  - SMC identifies the current execution scenario (based on the register values)
  - OMC manages the SRAM operating modes (based on signals from the accelerator logic)





 Fine-grained control of each SRAM bank through its power pins (PGL and PGM)

# **Scenario Memory Controller**

- Analyzes the configuration registers (provided by the user with memory-mapped operations)
  - In each scenario, only the used banks are kept active, while the others are power gated
- Mask is one input of the OR gate for each power pin



# **Operating Mode Controller**

- FSM to manage the transitions among operating modes
  - Latency-insensitive protocol with the accelerator logic so that no operations are performed during the transitions
- The supply voltage can be also reduced to DRV
  - Additional power savings in deep-sleep mode
- Resulting values are the other input of the OR gate



# DarkMem Methodology

#### • HLS-based methodology to generate:

- Accelerator Logic: DarkMem API to specify operating modes of the data structures directly in SystemC
- DarkMem units: Extension to **MNEMOSYNE** for multi-bank configuration and power-control logic for each PLM unit
- Additional information on the execution scenario
  - Estimated by the designer
  - Always possible to generate a feasible configuration

[MNEMOSYNE]: http://github.com/chrpilat/mnemosyne



# **Determining the Bank Configuration**

- **ILP formulation** to determine the number and type of banks for each PLM unit, based on:
  - List of scenarios and frequency of execution
  - Data to be stored (bitwidth and number of words) in each scenario
  - List of available memory IPs and corresponding active/gated static power configurations

$$PLM_{static} = \sum_{s \in S} (PLM_{static}^{s} \cdot freq(s))$$

• Used to determine the banks and accordingly configure the SMC modules to generate the proper masks

#### **Experimental Results**

- We improved the design of eight accelerators
  - SystemC specification extended with DarkMem API
  - MNEMOSYNE extended with generation of the DarkMem units
- Industrial 32nm CMOS technology at 1GHz
  - Cadence C-to-Silicon for HLS
- Memory library with 18 dual-rail SRAMs
  - Three variants (STD, LP, ULP): customized to have different power-gating characteristics (e.g., different leakage power in the *deep-sleep* mode)

# **Evaluation Methodology**

 Logic synthesis and gate-level simulation to generate performance results and accurate SAIF backannotations



## Impact of Single Optimizations

• Reference designs are the ones without power-related optimizations



• Performance overhead is minimal (less than 1%)

### **Combined Results**

- SRAM static power can be reduced up to 60%
  - On average, the total power is reduced by about 18%



# **Concluding Remarks**

- Complete approach for fine-grained power management of accelerator's SRAMs
  - DarkMem architecture identifies the execution scenario and dynamically varies the operating modes of the banks
  - DarkMem methodology automatically generates such architecture within a commercial HLS flow
- Significant power savings with almost no performance/area overhead
- Future Work: Explore the combination of this approach with processor-oriented solutions to extend the last-level cache

# **Questions?**

#### Christian Pilato, USI Lugano

christian.pilato@usi.ch