




Low Standby Power CMOS Delay Flip-Flop with Data Retention Capability



SVL




D-FF: 16-bit Master & Slave

SVL : 1 for 16-bit

Silicon Area: $937 \mu\text{m}^2$

Area Overhead of SVL: 11.62%

Newly Developed D-FF



SVL:Self-controllable Voltage Level circuit

“Retention” Margin of D-FFs

SF (+6σ)

$$V_{tn} = 0.275 \text{ V (+53 mV)}$$

$$V_{tp} = -0.139 \text{ V (+103 mV)}$$

CC (Ave.)


$$V_{tn} = 0.222 \text{ V (0)}$$

$$V_{tp} = -0.242 \text{ V (0)}$$

FS (-6σ)


$$V_{tn} = 0.142 \text{ V (-80 mV)}$$

$$V_{tp} = -0.300 \text{ V (-58 mV)}$$




$V_{DD} = 1.0 \text{ V}$

73.17 %



72.03 %



70.04 %

Minimum supply voltage of static “Retention” operation

Conv. 0.16 V

Dvlp. 0.30 V

Conv. 0.06 V

Dvlp. 0.08 V


Conv. 0.12 V

Dvlp. 0.17 V

Standby Power of D-FFs


SF (+6 σ)

$$\begin{aligned}V_{tn} &= 0.275 \text{ V (+53 mV)} \\V_{tp} &= -0.139 \text{ V (+103 mV)}\end{aligned}$$




CC (Ave.)

$$\begin{aligned}V_{tn} &= 0.222 \text{ V (0)} \\V_{tp} &= -0.242 \text{ V (0)}\end{aligned}$$



FS (-6 σ)

$$\begin{aligned}V_{tn} &= 0.142 \text{ V (-80 mV)} \\V_{tp} &= -0.300 \text{ V (-58 mV)}\end{aligned}$$



$V_{DD} = 1.0 \text{ V}$

5.992 %

14.81 %

24.95 %

Characteristics of D-FFs

	Min. Supply Volt. in “Retention” SF	Standby Power P_{st} $V_{DD}=1.0V$	Sillicon Area [μm^2]
Conv. D-FF	0.16 V	5.585 μW	858.28
Dvlp. D-FF	0.30 V (39.05%)	37.71 μW (14.81 %)	937.80 (111.62 %)

SVL :

- **Low Leakage while retaining DATA**
- **Small Area Overhead**