# ТШ

### SeRoHAL: Generation of Selectively Robust Hardware Abstraction Layers for Efficient Protection of Mixed-criticality Systems

Petra R. Kleeberger, Juana Rivera, Daniel Mueller-Gritschneder, Ulf Schlichtmann

Technical University of Munich

Department of Electrical and Computer Engineering

Chair of Electronic Design Automation





- 1. Introduction
- 2. SeRoHAL
  - a) Template-based Generation of Robust Register-specific HAL
  - b) Selective Protection for Mixed-criticality Systems
- 3. Results
- 4. Conclusion

# **Motivation**

Hardware increasingly vulnerable to errors

e.g. soft errors induced by radiation

### Safety-critical tasks:

- Autonomous driving
- Brake-by-wire
- Safe operation in presence of errors must be ensured
- Error detection and handling required



### **Error Detection and Handling**



## **Error Detection and Handling**



High design effort

# **Error Detection and Handling**



- High design effort

# Software Architecture with HAL

HAL: functions that provide read and write access to peripherals registers+ encapsulate information on hardware architecture, e.g., address of register+ portability

Application software	InitTimer()								
Register- specific HAL	TIMER_CTRL_	_SET(value	e)	TIME	ER_C	TRL_	_GET()		
Low-level HAL	REG_WRITE32	addr, valu	e)	REG	6_RE/	4D32	(addr)		
Hardware	Register CTRL in Timer	31 RESERVE r	3 D	2 F2 W	1 F1 rwh	0 F0 rw			

# Software Architecture with HAL

HAL: functions that provide read and write access to peripherals registers+ encapsulate information on hardware architecture, e.g., address of register+ portability

Application software	InitTimer()						No/less errors
Register- specific HAL	TIMER_CTRL_SET(value)			TIMER_CTRL_GET()			SeRoHAL: add error detection mechanisms
Low-level HAL	REG_WRITE32	REG_READ32(addr)				wrong values	
	Register CTRL	31 3	2	1	0		
Hardware	in Timer	RESERVED r	F2   W	F1 rwh	rw		-Errors occur

Code templates







. . .

IP: ...



 SeRoHAL extends code templates for HAL generation with error detection mechanisms

### Agenda

- 1. Introduction
- 2. SeRoHAL
  - a) Template-based Generation of Robust Register-specific HAL
    - Masks for irrelevant bits
    - Readtwice
    - Readback
    - Error detection codes (EDC): Word duplication, Checksum, Parity
  - b) Selective Protection for Mixed-criticality Systems
- 3. Results
- 4. Conclusion

# Mask Irrelevant Bits

```
void ${IP}_${REG}_SET( value )
  addr = ${REG_ADDR};
  value = value & ${SET_MASK};
  REG_WRITE32(addr, value);
}
uint32_t ${IP}_${REG}_GET()
  addr = ${REG_ADDR};
  value = REG_READ32(addr);
  value = value & ${GET_MASK};
  return value;
```



# Mask Irrelevant Bits

```
void ${IP}_${REG}_SET( value )
                                                  Read as zero
  addr = ${REG_ADDR};
                                                31
  value = value & ${SET_MASK};
                                                RESERVED
  REG_WRITE32(addr, value);
                                                      r
uint32_t ${IP}_${REG}__GET()
                                                       0x0000003
  addr = ${REG_ADDR};
                                                       0x1000003
  value = REG_READ32(addr);
                                        If loaded value is used careless, bus errors in
  value = value & ${GET_MASK};
                                        irrelevant bits can cause malfunction
                                        Mask all reserved bits
                                        Mask all write-only bits after loading
  return value;
```

3

2

F2

W

read

**F1** 

rwh

0

F0

rw

Bus error

# Readtwice



# Readback



# Error Detection Codes (EDCs) – Word Duplication



# Error Detection Codes (EDCs) – Word Duplication



# Error Detection Codes (EDCs) – Word Duplication



### Error Detection Codes – Memory Layout

Protec	cted registers	EDC memory				
		Word duplication (W	/D):			
		EDC_ADDR				
		0x40000000	WD1			
		0x40000004	WD2			
	/	0x40000008	WD3			
REG_ADDR						
0x10000000	Reg1	Checksum (CS):				
0x10000004	Reg2	•				
0x10000008	Reg3					
		Parity (P):				
	1					

### Error Detection Codes – Memory Layout

Protected registers	EDC memory						
	Word duplication (W	′D):					
	EDC_ADDR						
	0x40000000		WD	)1			
	0x40000004		WD	)2			
	0x40000008		WD	)3			
REG_ADDR							
0x1000000 Reg1	Checksum (CS):						
0x10000004 Reg2	EDC_ADDR						
0x1000008 Reg3	0x40000000		CS3	CS2	CS1		
	EDC_START_BIT:	31 18	12	6	0		
	Parity (P):						
	EDC_ADDR						
	0x40000000			P3 P	2 P1		
	EDC_START_BIT:	31	3	2	0		

# Error Detection Codes (EDCs)

	Word duplication	Checksum	Parity
EDC storage overhead	High	Medium	Low
<ul><li>Needs EDC extraction after</li><li>load</li><li>➢ code size overhead</li></ul>	No	Yes	Yes
<ul> <li>Needs read-modify-write operation to store EDC</li> <li>➢ code size and performance overhead</li> </ul>	No	Yes	Yes
Error detection capability	High	Medium	Low



- 1. Introduction
- 2. SeRoHAL
  - a) Template-based Generation of Robust Register-specific HAL
  - b) Selective Protection for Mixed-criticality Systems
- 3. Results
- 4. Conclusion

# SeRoHAL for Mixed Criticality Systems

Mixed criticality system: executes critical and non-critical tasks

Classification of criticality in international safety standards:

- IEC 61508: safety integrity levels SIL 1-4
- Uncritical: quality management



#### Protect complete system:

 High performance and memory overhead

# SeRoHAL for Mixed Criticality Systems

Mixed criticality system: executes critical and non-critical tasks

Classification of criticality in international safety standards:

- IEC 61508: safety integrity levels SIL 1-4
- Uncritical: quality management



#### Protect complete system:

High performance and memory overhead

#### Select protection according to access criticality:

Avoid unnecessary overhead

#### **Problem:**

- Criticality levels belong to requirements
- SeRoHAL protects register accesses
- Map safety requirement with criticality to hardware accesses

# Mapping Criticality to Hardware Accesses

Functional embedded software tests:

- No hardware errors
- Assertions describe requirements

### Setup

- Software state: global variables, ...
- Hardware model: registers, ...

#### **Run simulation**

TIMER\_CTRL\_GET( ); TIMER\_CTRL\_SET( );

. . .

Evaluate

ASSERT(var1==0); ASSERT(var2==1);

# Mapping Criticality to Hardware Accesses

Functional embedded software tests:

- No hardware errors
- Assertions describe requirements

Relate criticality to hardware access:

1. Annotate requirement or criticality to assertions



# Mapping Criticality to Hardware Accesses

Functional embedded software tests:

- No hardware errors
- Assertions describe requirements

Relate criticality to hardware access:

- 1. Annotate requirement or criticality to assertions
- 2. Fault injection into register accesses
- 3. Errors trigger criticality-aware assertions
- 4. Assign worst-case criticality to hardware accesses:

TIMER_CTRL_GET	SIL4
TIMER_CTRL_SET	QM



## **Selective Protection**





- 1. Introduction
- 2. SeRoHAL
  - a) Template-based Generation of Robust Register-specific HAL
  - b) Selective Protection for Mixed-criticality Systems
- 3. Results
- 4. Conclusion

# Setup

- Generated 12 HALs for example software:
  - Robot arm control
  - Implemented in C
  - Executes on XMC4500
- Implemented 312 functional software tests
  - Access 52 registers
  - 1,084 criticality-aware assertions
  - Random assignment of criticality levels QM and SILs 1-4 to assertions
  - Inject all possible 691,680 single-bit and double-bit bus errors

## Overhead – Hardware accesses

- Number of accesses performed during fault free full system simulation
- Indicator for performance overhead



Number of hardware accesses

### **Overhead** – RAM

### EDC storage [bytes]



### Robustness



### Robustness



# **Robustness – Selective Protection**

### 70,000 60,000 50,000 40,000 QM SIL 1 30,000 SIL 2 20,000 SIL 3 SIL 4 10,000 Selective SIL1-A Selective SIL3-A 0 Word duplication & Readback Selective mixed

### Number of failed assertions

#### Low criticality

- Less or no protection
- More failures

### **High criticality**

- Keep strong protection
- No additional failures



- 1. Introduction
- 2. SeRoHAL
  - a) Template-based Generation of Robust Register-specific HAL
  - b) Selective Protection for Mixed-criticality Systems
- 3. Results
- 4. Conclusion

# Conclusion

### **Robust HAL:**

- Automatic generation from code templates
- 6 safety mechanisms have been enhanced for protecting peripheral registers and have been implemented
- Avoids up to 76% of all failures
- Induces high overheads

# Conclusion

### Robust HAL:

- Automatic generation from code templates
- 6 safety mechanisms have been enhanced for protecting peripheral registers and have been implemented
- Avoids up to 76% of all failures
- Induces high overheads

### Selective protection:

- Selects weaker or no error detection mechanisms for less critical accesses
- Reduces overhead
- Optimal protection policy must be chosen carefully depending on:
  - Performance constraints
  - RAM size constraints
  - ROM size constraints
  - Application properties
  - Fault tolerance requirements

# TUN

a second a second s





• • •

```
<peripheral>
<name> TIMER </name>
<baseAddress> 0x10000000 </baseAddress>
```

•••

<registers>

<register>

<name> CTRL </name>

<description> Timer control register. </description>

<addressOffset> 0x000 </addressOffset>

<size> 32 </size>

<resetValue> 0x00000000 </resetValue>

	31		3	2	1	0
<fields></fields>	RES	SERV	ED	INT_STAT	EN	INT_EN
<field> <name> INT_EN </name></field>		r		rwh	W	rw
<description> Interrupt enable flag <bitoffset> 0 </bitoffset> <bitwidth> 1 </bitwidth></description>	<td>scriptio</td> <td>on&gt;</td> <td></td> <td></td> <td></td>	scriptio	on>			
<access> read/write </access>						

<field>

<name> EN </name>

<description> Timer enable flag </description>

<bitOffset> 1 </bitOffset>

<bitWidth> 1 </bitWidth>

<access> write-only </access>

</field>

<field>

<name> INT\_STAT </name>

<description> Interrupt status flag </description>

<br/>
<bitOffset> 2 </bitOffset>

<bitWidth> 1 </bitWidth>

<access> read/write </access>

<volatile> true </volatile>

</field>

</fields>

</register>

... </registers>

...

</peripheral>

	31		3	2	1	0
>	RESERVED		INT_STAT	EN	INT_EN	
	r		rwh	W	rw	

### Masks

	31 3	2	1	0
	RESERVED	F2	F1	FO
	ro	WO	rwh	rw
RESERVED_MASK = 0x00000007 = 0b	000000	1	1	1
$RO_MASK = OxOOOOOOO7 = Ob$	000000	1	1	1
WO_MASK = OxFFFFFFB = Ob	111111	0	1	1
H_MASK = OxFFFFFFFD = Ob	111111	1	0	1

# Error Detection Codes (EDCs)

```
void ${IP}_${REG}_SET( value )
```

```
addr = ${REG_ADDR};
value = value & ${SET_MASK};
REG_WRITE32(addr, value);
${READBACK_PROTECTION}
${STORE_EDC}
```

```
uint32_t ${IP}_${REG}__GET( )
```

```
addr = ${REG_ADDR};
value = REG_READ32(addr);
value = value & ${GET_MASK};
${READTWICE_PROTECTION
${LOAD_AND_VERIFY_EDC}
return value;
```

### **Basic functionality:**

#### When storing a value:

- 1) Calculate EDC of value to be stored
- 2) Store EDC to redundant memory location

#### When loading a value:

- 3) Calculate EDC of loaded value
- 4) Load EDC from redundant memory location
- 5) Verify if EDCs are equal

# Error Detection Codes (EDCs) - Parity

#### Load access:

3a) Mask not protectable bits in value:

- Read-only bits
- Reserved bits
- Write-only bits
- Volatile bits

### **3b) Calculate EDC of value**

- Load EDC word from redundant memory location
- 4b) Extract parity bit from loaded EDC word
- 3) Verify if EDCs are equal



### Error Detection Codes (EDCs) – Parity

#### Store access:

- 1a) Mask not protectable bits in value:
  - Read-only bits
  - Reserved bits
  - Write-only bits
  - Volatile bits
- 1b) Calculate EDC of value to be stored
- 2a) Load EDC word from memory location2b) Mask old EDC within EDC word
- 2b) Set new EDC within EDC word
- 2c) Store EDC to redundant memory location

```
value = value & ${EDC_MASK};
edc = parity(value);
```

```
edc_addr = ${EDC_ADDR};
edc_word = REG_READ32(edc_addr);
edc_word &= ~(0x1 << ${EDC_START_BIT});
edc_word |= edc << ${EDC_START_BIT};</pre>
```

**START** 

```
REG_WRITE32(edc_addr, edc_word);
```









# EDC memory layout



# Overheads induced by protection mechanisms

Protection mechanism	RAM overhead per	Additional HW accesses per		
	<i>l</i> -bit register [bits]	load access	store access	
Irrelevant bit mask	0	0	0	
Readback	0	0	1	
Readtwice	0	1	0	
Parity	1	1 1	2	
Checksum	$\lceil log_2(l+1) \rceil$	1	2	
Word duplication	l	1	1	

# Handled errors

Protection mechanism		Protected bits			Detectable bit flip		
					combinations		
	rw	reserved	ro	wo h			
Irrelevant bit mask GET		$\checkmark$		$\checkmark$	-		
Irrelevant bit mask SET		$\checkmark$			-		
Readtwice	$\checkmark$		$\checkmark$		all		
Readback	$\checkmark$				all		
Dority					$n(1 \to 0) + n(0 \to 1) = 2k + 1$		
1 alloy	•				with $k \in \mathbb{N}_0$		
Checksum	$\checkmark$				$n(1 \to 0) \neq n(0 \to 1)$		
Word duplication	$\checkmark$				all		

# Handled error types

Protection mechanism	Bus	error	Register error		
	during LD	$\operatorname{during}\operatorname{ST}$	${f transient}$	$\mathbf{permanent}$	
Irrelevant bit mask GET	$\checkmark$	$\checkmark$	$\checkmark$	$\checkmark$	
Irrelevant bit mask SET	Р	Р	Р	Р	
Readtwice	$\checkmark$				
Readback		$\checkmark$		next ST	
Parity	✓	next LD	next LD	next LD	
Checksum	$\checkmark$	next LD	next LD	next LD	
Word duplication	$\checkmark$	next LD	next LD	next LD	

# Fault injection setup



## Assertion classification



# Generated HALs

			×	EDCs only			EDCs & readback			Selective		
	Unprotected	Mask irrelevant bits	Readtwice & Readbao	Parity	Checksum	Word duplication	Parity	Checksum	Word duplication	Word duplication & readback for SIL 1-4	Word duplication & readback for SIL 3-4	mixed
Mask irrelevant bits		Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х
Readtwice			Х									1
Parity				Х			Х					2,3
Checksum					Х			Х				
Word duplication						Х			Х	1-4	3-4	4
Readback			Х				Х	Х	Х	1-4	3-4	1,3,4

# Overhead – ROM

- Include header files with protected HALs
- Cross-compile for target

### 120.00 100.00 80.00 60.00 40.00 20.00 Selective SH15H2A nixed Readthice & Readback Parity & Readback Word duplication & Readback word dupication Unprotected

### Code size [kBytes]