

MATHEMATISCH-NATURWISSENSCHAFTLICHE FAKULTÄT Embedded Systems



## Fully-automated Synthesis of Power Management Controllers from UPF

The Long and Winding Road:

How we can implement power management controllers in UPF...?

22.01.2019, Dustin Peterson | University of Tuebingen



## Agenda

- 1. Concepts and Limitations of UPF
- 2. Extensions to the Unified Power Format
- 3. PMC Synthesis
- 4. Implementation + Results
- 5. Summary + Roadmap



- Tcl-based power design specification language (IEEE-1801) supported by most commercial synthesis and simulation tools
- Basic Paradigm: Separation of Concerns (Power vs. Function)





• **Example:** How can we implement power gating by UPF?



We want this SLEEP signal to control the power gate!

```
create supply port VDD
create_supply_net VDD net
connect_supply_net VDD net
  -ports {VDD}
create power domain PD1
  -elements {BIG COMPONENT}
create supply net VVDD net
create power switch
  -input_supply_port {VDD VDD net}
  -output supply port {VDDG VVDD net}
  -control port {SLEEP SLEEP}
  -on state {ON VDD !SLEEP}
  -off state {OFF SLEEP}
set domain supply net PD1
  -primary power VVDD net
```



• But instead of just switching the sleep signal like this...



Power Management Controller (PMC) undertakes this task!

## Currently, this needs to be implemented in RTL code!



- Keeping RTL clean from power management intent.
- Automatic synthesis of one or multiple power management controllers (PMC) from UPF + integration back into the SoC.
- PMC controlled by software (bus I/O) or hardware.





- We need a way to specify...
  - ...various power management controllers with several interfaces (AXI, APB, ...) managing different devices!



- ...power state machines per power management controller!





- We need a way to specify...
  - ...which actions we need to trigger during transition?

"Disable SW\_2, Enable Isolation, Enable Clock Gating, ..."



- ...and in what order do we need them to be triggered?





## **Extended Unified Power Format**

Starting Point:
 Basic PMC I/O Specification
 + List of Managed Devices



Purpose	Create a new power management controller in the current scope that implements the given power state machine.
Syntax	<pre>create_pmc pmc_name [-devices { power_switch   voltage_source }*] [-domain domain_name] -interface <plain apb3="" avalon="" axi4lite="" self="" wishbone=""  =""> [-interface_param { name value }]* [-extend_interface {target_scope}] -clock {clock_signal [<posedge negedge>]} -reset {reset_signal [<sync async> <low high>]} [-scheduler <default custom=""  ="">]</default></low high></sync async></posedge negedge></plain></pre>







- Actions are triggered when switching between two power modes!
  - In what order do they need to be triggered?



- Three commands are intended for that:
  - schedule\_strategy: Which strategy needs to be enabled/disabled in which device state / power state?
  - update\_strategy\_schedule: Strategy dependencies
  - update\_device\_schedule: Device dependencies
- Instead of an RTL signal, control handles (-control\_port of isolation, retention, ... shall reference a PMC object!)



- A lot of more commands have been specified to...
  - Specify clock gating strategies.
  - Specify reset strategies.
  - Specify voltage sources.
  - Map voltage sources to IP cells.
  - Specify (pipeline stall) signals and when to trigger them.
  - Specify existing power gating implementations (memory IPs...)

			Purpose	Specify a domain reset strategy.		
Purpose	Purpose Specify a clock gating strategy.			set domain reset strategy name		
Syntax	and also have	Latest Spo	ecification	is n_name		
	Purpose	specifie under ce yet reac http://bit.do	h <mark>ere:</mark> p/xupf	st] und   outbound   self   parent>] [ <high low=""  ="">]} <b>set_type</b> {<async sync=""  =""> <high low=""  ="">}]</high></async></high>		
	Syntax	<b>raise_stall</b> strategy_name -active <high low> -net {signal} -when {boolean_expression}</high low>				



• **Power Management Synthesis:** Transform an RTL design + xUPF specification into a fully power-managed SoC platform!





## **Power Management Synthesis**



14 | Fully-automated Synthesis of Power Management Controllers from UPF







15 | Fully-automated Synthesis of Power Management Controllers from UPF



## **Power Management Synthesis**



16 | Fully-automated Synthesis of Power Management Controllers from UPF



## Implementation as Synopsys Design Compiler Plugin

 Implementation of a full-blown UPF library in Scala/Java including a power management synthesis tool!



• Integration into Design Compiler using a Tcl interface!



compile\_ultra -no\_autoungroup



• Example: RISC-V SoC with a PMC managing a counter. PMC managed by Software (APB bus).



18 | Fully-automated Synthesis of Power Management Controllers from UPF



• Example: VexRiscV SoC with a PMC managing a counter. PMC managed by Software (APB bus). Managed Devices

cre	ate_pmc PMC -domain TOP_PD -devices {PG_SW} -clock {io_mainClk posedge} -reset {io_asyncl	Reset async high}
	-interface apb3	
	<pre>-interface_param {addr_width 20}</pre>	
	<pre>-interface_param {data_width 32}</pre>	
	<pre>-interface_param {base_address 0xf0030000}</pre>	
	<pre>-interface_param {use_slave_error false}</pre>	Bus Interface

add\_power\_state TOP\_PD/PMC \
 -state {ALL\_ON -logic\_expr {PG\_SS == ON\_STATE}} \
 -state {ALL\_OFF -logic\_expr {PG\_SS == OFF\_STATE}}
set\_initial\_state TOP\_PD/PMC -state ALL\_ON
describe\_state\_transition -object TOP\_PD/PMC \
 PSM\_transition0 -from ALL\_ON -to ALL\_OFF
describe\_state\_transition -object TOP\_PD/PMC \
 PSM\_transition1 -from ALL\_OFF -to ALL\_ON

19 | Fully-automated Synthesis of Power Management Controllers from UPF



• **Example:** VexRiscV SoC with a PMC managing a counter. PMC managed by Software (APB bus).





20 | Fully-automated Synthesis of Power Management Controllers from UPF



 Results after PMC synthesis: **Bare-Metal** .h **C** Drivers bare metal documentation little\_soc.pmc. PMC.c PMC.h drivers .pdf vcd **UPF** for MentorGraphics \_ **QuestaSim** little\_soc.upf little\_soc.v little\_soc.vsim. upf **UPF for Synopsys RTL** Design with **PMC** implementation **Design Compiler** 

Overview

The following power management controllers have been created:

/PMC

#### РМС

Location: /PMC

Bus Interface: APB3

Base Address: 0xf0030000

#### Memory Map

Address	Offset	Register	Туре	Width	Description
0xf0030000	0x0	RUNNING_MODE	read- write	2	Running PSM mode. Overwrite to trigger a mode change.
0xf0030004	0x4	TARGET_MODE	read- write	2	New target PSM mode.
0xf0030008	0x8	IS_STABLE	read- only	1	Checks if the PSM is in a stable state (1) or if not (0).
0xf003000c	0xc	ERROR	read- only	32	Last occured error.

#### **Power States**

State Bit Width: 2

State	ID
[UNDEFINED]	0×0
ALL_OFF	0×1
ALL_ON	0x2

#### Software Driver

The software drivers are available here:

Latest Specification is available here: http://bit.do/xupf





TTHE				
i_apb_paddr[19:0]	000+	1		1
i_apb_penable				
i_apb_psel[0]				
i_apb_pwdata[31:0]	xxxx+	.). ((() ;	na se a constante a constante a constante de la constante a constante a constante a constante a constante a cons	C (() 🚺
i_apb_pwrite				
io_asyncReset				
io_mainClk				
o_apb_prdata[31:0]	0000000	0000	000	0 ()
o_apb_pready				
o_upf_PG_CG_control[0]				
<pre>o_upf_PG_DR_control[0]</pre>				
o_upf_PG_ISO_control[0]				
o_upf_PG_RET_enter				
o_upf_PG_RET_leave				
o_upflittle_soc_PG_SW_control[0]				
io_mainClk				
resetCtrl_systemReset				
io_counter_out[63:0]	000+	00000	000000000	

22 | Fully-automated Synthesis of Power Management Controllers from UPF



## Summary:

- UPF is currently not able to capture all aspects of dynamic power management techniques.
- xUPF might be a good hint what we need in future UPF revisions!
- Synthesis tool for xUPF is already available.



## Roadmap:

- ASIC-readyness shall be proven in a tapeout in Q1/2020!
- Scala framework planned to be published open-source next year!
- Proposals to IEEE-1801 committee...



# Thank you.

**Dustin Peterson** 

Eberhard Karls Universität Tübingen Lehrstuhl für Eingebettete Systeme Fon: +49 7071 - 29 – 75458 Fax: +49 7071 - 29 – 5062 E-Mail: dustin.peterson@uni-tuebingen.de

24 | Fully-automated Synthesis of Power Management Controllers from UPF



## BACKUP



 Implementation evaluated with Synopsys 32nm EDK and GlobalFoundries 22FDX + Invecas 8-Track RVT Library.



multiple fully-meshed power state machines

- Software-controlled PMC has been integrated into Pulpino, managing a timing tracer and multiple SRAM blocks.
- Our implementation supports dynamic body biasing, so we plan to manage the body bias by our PMC in the tape-out, too.
- Integration of xUPF into power design exploration under development!



• **Example:** VexRiscV SoC with a PMC managing a counter. PMC managed by Software (APB bus).

**Basic Power Management Specification** 

Managed devices

create\_pmc PMC -domain TOP\_PD -devices {PG\_SW}
 -clock {io\_mainClk posedge} -reset {io\_asyncReset async high} \
 -interface apb3 -interface\_param {addr\_width 20} -interface\_param {data\_width 32} \
 -interface\_param {use slave error false} -interface\_param {base address 0xf0030000}

**Bus Interface** 

### Power State Machine

add\_power\_state TOP\_PD/PMC \
 -state {ALL\_ON -logic\_expr {PG\_SS == ON\_STATE}} \
 -state {ALL\_OFF -logic\_expr {PG\_SS == OFF\_STATE}}
set\_initial\_state TOP\_PD/PMC -state ALL\_ON
describe\_state\_transition -object TOP\_PD/PMC \
 PSM\_transition0 -from ALL\_ON -to ALL\_OFF
describe\_state\_transition -object TOP\_PD/PMC \
 PSM\_transition1 -from ALL\_OFF -to ALL\_ON

## Connect PMC to Bus Interconnect

connect\_logic\_net apb3Router\_1/io\_outputs\_3\_PADDR \
 -ports TOP\_PD/PMC/i\_apb\_paddr -reconnect
connect\_logic\_net apb3Router\_1/io\_outputs\_3\_PSEL \
 -ports TOP\_PD/PMC/i\_apb\_psel -reconnect
connect\_logic\_net apb3Router\_1/io\_outputs\_3\_PENABLE \
 -ports TOP\_PD/PMC/i\_apb\_penable -reconnect
connect\_logic\_net apb3Router\_1/io\_outputs\_3\_PREADY \
 -ports TOP\_PD/PMC/o\_apb\_pready -reconnect
connect\_logic\_net apb3Router\_1/io\_outputs\_3\_PWRITE \
 -ports TOP\_PD/PMC/i\_apb\_pwrite -reconnect
connect\_logic\_net apb3Router\_1/io\_outputs\_3\_PWRITE \
 -ports TOP\_PD/PMC/i\_apb\_pwrite -reconnect
connect\_logic\_net apb3Router\_1/io\_outputs\_3\_PWDATA \
 -ports TOP\_PD/PMC/i\_apb\_pwdata -reconnect
connect\_logic\_net apb3Router\_1/io\_outputs\_3\_PRDATA \
 -ports TOP\_PD/PMC/o\_apb\_prdata -reconnect
connect\_logic\_net apb3Router\_1/io\_outputs\_3\_PRDATA \
 -ports T

## Managed Strategies

set\_isolation PG\_ISO -domain PG\_PD -clamp value 0 \ -isolation sense high ∖ -isolation signal {TOP PD/PMC} set retention PG RET -domain PG PD \ save signal {TOP PD/PMC low} \ restore signal {TOP PD/PMC high} set clock gating PG CG -domain PG PD \ type and -location inbound -clock sense posedge \ control {TOP PD/PMC} set domain reset PG DR -domain PG PD \ resets {u big block/resetCtrl systemReset} \ -location inbound -reset type {async high} \ control {TOP PD/PMC} schedule strategy TOP PD/PMC -state PG SW.PG SW OFF \ strategy PG PD/PG ISO -strategy PG PD/PG RET -strategy PG PD/PG CG -strategy PG PD/PG DR

27 | Fully-automated Synthesis of Power Management Controllers from UPF







\*\*\* Currently supported and generated interfaces: AXI4-Lite, APB3, Avalon-MM, Wishbone

28 | Fully-automated Synthesis of Power Management Controllers from UPF