# A Task Parallelism Runtime Solution for Deep Learning Applications using MPSoC on Edge Devices


Hua Jiang, Raghav Chakravarthy, Ravikumar V C

## Agenda

- Introduction and Background
- Solution Overview
- Static compilation
- Dynamic execution
- Performance
- Open-source
- Conclusion

# **Introduction and Background**

#### AI On Edge Device Is Booming




AI edge device attach rates, world markets: 2019-25

4

#### **Neural Network Compute Process on Edge Device**

#### **Deep Learning Neural Network Compute Process**



CNN, GAN, RNN

#### **AI Deployment Challenges on Edge Device**

Data parallelism is challenging on heterogeneous core

Map N AI tasks to M backend heterogenous cores

Neural network task level splitting is complex

Efficient scheduler needed for heterogenous cores

- Different heterogenous backends have different compute performances
- Needs to orchestrate graph between the heterogenous cores
- Efficiently handle and manage control flow and data flow

6

#### **Our Solution**

Adapt task parallelism and pipelining on heterogeneous cores

Optimize NN compiler to compile for M heterogenous backend cores.


Provision auto splitting and hand tuning process

Efficient Scheduling on heterogenous cores Separate control flow from data flow and set different hardware affinity Use compute intensive operator as boundary to split graph

7


# **Solution Overview**

#### **Solution Architecture**



# **Static Compilation**

#### **Static Compilation - Overview**




The first step of static compilation is to split compute graph into multiple sub-graph, user can either use expert mode hand tuning or automatic mode automatic tuning to do the graph split work.


The second step is to linking these sub-graph into a sub-graph DAG to pipeline or parallelism run these sub-graph, there are also two mode one is hand mode another is automatic mode.

The third step is compilation, it would create a single output file include multiple executable subgraph and the dependency relation between the sub-graph.

#### Graph Splitting – Mapping neural network to Compute Graph



### **Graph Splitting- Graph Hand Splitting**




This solution provide graph split function to help user to split the graph


A Graph form can get convert into a text form, user can use a text form to define the sub-graph scope


By define start operator and end operator user can define the sub-graph scope

## Graph Splitting-Graph Hand Splitting, Backend associate



### Graph Splitting-Graph Auto Splitting, Tuning






After do operator tuning, we can get each operator performance data on each backend.


Use compute intensive operator as a boundary to group operator to create a compute layer

The compute layer performance is the summarize of each operator in this compute layer.

#### Graph Splitting-Graph Auto Splitting, Sub-graph balance



#### **Sub-graph Linking - Overview**



After do graph splitting, the sub-graph parallelism become possible , but the original compute logic get broken, we use a subgraph DAG to re-create the original compute logic

Use Sub-graph DAG to describe dependency between sub-graph and define sub-graph compute scope and find the execution order.

#### Sub-graph Linking -Create Sub-graph DAG, Hand Linking

```
mod1, mod2, mod3 = my_manual_partitioner()
pipe_cfg = PipelineModuleConfig()
```

# Define pipeline inputs. Here I assume two inputs of mod1 and one input of mod3 are the pipeline inputs. pipe\_config.connect(pipe\_config.pipe\_input("data\_0"), pipe\_config[mod1].input("data\_0")) pipe\_config.connect(pipe\_config.pipe\_input("data\_1"), pipe\_config[mod1].input("data\_1")) pipe\_config.connect(pipe\_config.pipe\_input("data\_2"), pipe\_config[mod3].input("data\_1"))

# Define pipeline outputs to be the first output of mod3. pipe\_config.connect(pipe\_config[mod3].output(0), pipe\_config.pipe\_output("0"))

```
# Define connections.
```


pipe\_config.connect(pipe\_config[mod1].output(0), pipe\_config[mod2].input("data\_0")) # mod1.output(0) -> mod2.data\_0
pipe\_config.connect(pipe\_config[mod2].output(0), pipe\_config[mod3].input("data\_1")) # mod2.output(0) -> mod3.data\_1

- # Print config for debugging
  print(str(pipe\_cfg))
  # Inputs:
  # |- data\_0: mod1.data\_0
  # |- data\_1: mod1.data\_1
  # |- data\_2: mod3.data\_0
  # Outputs:
- # output(0): mod3.output(0)
- # Connections:
- # mod1.output(0) -> mod2.data\_0
- # mod2.output(0) -> mod3.data\_1

User can manually link sub-graph to create a subgraph DAG, this solution provide a list of userfriendly API to help for such work.

The link need to link global input with sub-graph input and global output with subgraph output, it also need to link sub-graph to build dependency relation for data flow

#### Sub-graph Linking-Create Sub-graph DAG, Auto Linking



#### Sub-graph Compilation-Configuration and Compile


```
pipe cfg[sub-graph0] = { "target": "llvm",
                        "customized build func": None,
                        "device": "cpu"
pipe cfg[sub-graph1] = { "target": "opencl",
                        "customized build func":None,
                        "device": "gpu"
pipe cfg[sub-graph2] = { "target": armcc,
                        "customized_build_func": vta_build,
                        "device": "fpga"
                       }
# Use the config to build a pipeline executor
with relay.build config(opt level=3):
    lib = pipeline executor.build pipeline(pipe cfg)
```

Compile Multiple backend in one place.

Manually define the mapping of sub-graph and backend.


This solution also provide an automatically solution to automatically generate the configure.

#### Sub-graph Compilation-Output



# **Dynamic Execution**

#### **Dynamic Execution- Overview**



Schedule multiple backends and forward data between these backends

The first step is to load the output file of "Static compilation" module, then user calling this runtime interface to set and get data ,internally the scheduler will schedule the sub-graph on different backend.

#### Loading configuration and initialization

Load executable sub-graph


Load neural network per sub-graph parameters

Load sub-graph DAG


Initialize forwarding queue and threads pool

Loading and initialize

#### **Threads Management**




#### Scheduler



The non-dependent subgraphs can get schedule in parallel mode and these sub-graphs have dependency will execute in pipeline

Scheduler using the dependency queue to control the sub-graph execution is pipeline or parallelism.

#### **Example Object detection**



Pipelining aids parallel processing of multiple image at the same time and improves performance

# Performance

#### Performance

Performance data on Xilinx Ultra96 board comparing our proposed solution and TVM-VTA.

Network Type	Architecture Type		
	TVM-VTA	Proposed Solution	Pipelining and parallelism shows ~1.3x p e r f o r m a n c e improvement compared to sequential processing in heterogenous system
Resnet18	12FPS	16FPS	
Yolov3-tiny	6FPS	8FPS	

# **Open-source**

#### **Open-source**

Part of This Solution already Merged into Upstream TVM Codebase

https://github.com/apache/tvm/pull/8702

https://github.com/apache/tvm/pull/9108

# Conclusion

#### Conclusion

- Achieved significant performance improvements and flexibility compared to existing frameworks
- The framework is completely open-source and we hope community can contribute further to extend it capability
- The work for sub-graph pipelining and parallelism upstream to the TVM community, Several of our patches have been accepted and the remaining patches are planned to be completed soon.