ASP-DAC' 2022

RuiXu@ECNU

Optimal Loop Tiling for Minimizing Write Operations on NVMs with Complete Memory Latency Hiding

Rui Xu, Edwin H.-M. Sha, Qingfeng Zhuge, Yuhong Song, Jingzhi Lin School of Computer Science and Technology, East China Normal University,

Shanghai, China





Outline



- Background
- Motivation
- Technique
- Evaluation
- Conclusion



Background







Memory hierarchy Prefetch



Background

Strengths of NVM:

- ✓ Non volatile
- ✓ Large capacity





- It is vital to reduce the write operations on NVMs. Shortcomes of NVM:
- × Limited write endurance
- × High write latency

Nested loop is the performance bottleneck in one program. **Loop tiling** is a key and classic loop transformation technique for improving the data locality and reducing the comunications to remote memory.



Target architecture



ALU: computing
Memory Unit: prefetch & write
Local Memory: scratchpad memory, fast but small
Remote Memory: NVM (scratchpad memory), large but slow, limited write endurance





Iteration space modeling



Dependency: Data produced in one iteration will be used in other iterations.

dependency: (1,1),(-1,1)(1,0)





Tile modeling



Current tile: The tile being executed.Next tile: The tile that is executed next.Other tile: The tile that is executed in the future.





Each iteration has 3 computations and needs one local memory. Each loop has dependencies (1,0),(1,1),(0,1).

One computation needs 1 step. One prefetch needs 2 steps. One write needs 4 steps.







Rui Xu@ECNU





Tile size	Local memory usage	Write operations	Complete hiding memory latency
4×2			
2×4			

The less local memory usage means the larger tile size with the same local memory size.

Rui Xu@ECNU

9

[0,0]

۷





The less local memory usage means the larger tile size with the same local memory size.





Х

Rui Xu@ECNU





Y

[0,0]

≜Y

Ty





The less write operations the better.





Х

Tx

Rui Xu@ECNU















Obtain an **optimal loop size** for **minimizing the write** operations on NVM and pipeline schedule to **hide the memory access latency completely**.







Algorithm framework

- ✓ Tile Shape Determination
- ✓ Tile Size Determination
- ✓ Pipeline schedule







Algorithm framework

✓ Tile Shape Determination
 ✓ Tile Size Determination
 ✓ Pipeline schedule







Legal tile shape:

- Direction: A legal tile shape should contains all delay in one tile.
- Base tile: all delay vectors cannot pass from next tile or other tile to current tile.









Algorithm framework

✓ Tile Shape Determination
 ✓ Tile Size Determination
 ✓ Pipeline schedule





Optimal tile size:

The less the # write back, the better.





The # values staying in local memory need to be fit local memory capacity.



Generate the optimal loop tile size.





Optimal tile size:

- The less the # write back, the better.
- The # values staying in local memory need to be fit local memory capacity.





Optimal tile size:

- The less the # write back, the better.
- The # values staying in local memory need to be fit local memory capacity.







Algorithm framework

✓ Tile Shape Determination
 ✓ Tile Size Determination
 ✓ Pipeline schedule









Pipeline schedule:

Hide the remote memory access latency completely, including *prefetch* and *write back*.

Step	1	2	3	4	5	6	7
ΔΙΙΙ	computation	computation	computation	computation	computation	computation	computation
neo -		lon computation computation					
				For current tile			
Memory unit	write back write back			prefetch prefetch			
A NORMAL CENTRES		For the last tile		ι	For the	next tile	
	Rui Xu@ECNU						24



Pipeline schedule:

- The growth of # computation is n²;
 The growth of # write back and # prefetch is n.







• Configuration:

- **Processor**: one, equipped with one ALU and one memory unit.
- Local memory: 32 KB, assume that one data is 8 bytes, thus 32 KB can hold 4096 values.
- **Remote memory**: NVM, assume that remote memory can hold all data of each loop kernel.
- Latency configurations: (1-3-5), (1-10-15), (1-10-20), and (1-20-25).
- Workloads:
 - 9 loop kernels from polybench are evaluated.





- Compared schemes:
 - **Baseline:** It executes iterations without loop tiling.
 - WET[1]: It splits nested loop to square tiles according to the local memory capacity.
 - Kumaudha[2]: It is a tile selection model that considers temporal and spatial reuse along dimensions of a loop nest, which will generate a rectangle tile.
 - **Split[3]:** It partitions the nested loop according to the *delay*.
 - WMALT[4]: It splits nested loop according to the retention time of NVM.
 - **MWCMHLT**: It is the proposed scheme.

[1] Mohammad Alshboul, James Tuck, and Yan Solihin. Wet: Write efficient loop tiling for non-volatile main memory. In 2020 57th ACM/IEEE Design Automation Conference (DAC), pages 1–6. IEEE, 2020.

[2] Kumudha Narasimhan, Aravind Acharya, Abhinav Baid, and Uday Bondhugula. A practical tile size selection model for affine loop nests. In Proceedings of the ACM International Conference on Supercomputing, pages 27–39, 2021.



[3] Tobias Grosser, Albert Cohen, Paul HJ Kelly, J Ramanujam, Ponuswamy Sadayappan, and Sven Verdoolaege. Split tiling for gpus: automatic parallelization using trapezoidal tiles. In Proceedings of the 6th Workshop on General Purpose Processor Using Graphics Processing Units, pages 24–31, 2013.

[4] Keni Qiu, Qingan Li, and Chun Jason Xue. Write mode aware loop tiling for high performance low power volatile pcm. In 2014 51st ACM/EDAC/IEEE Design Automation Conference (DAC), pages 1–6. IEEE, 2014.



• The tile size generated by Split is so small that the local memory cannot be fully utilized.

TABLE II TILE SIZE GENERATED BY DIFFERENT METHODS

	WET	Kumaudha
2mm	455×455	2048 × 2048
durbin	527×527	1024 × 3072

Benchmark	Loop Size	Split	WMALT	MWCMHLT
2mm	$10^{4} \times 10^{4}$	2×2	3×10000	3×4085
DPCM	$10^{3} \times 10^{3}$	2×2	26×1000	546×1000
durbin	$10^{4} \times 10^{4}$	2×2	3×10000	3×1020
fdtd	$10^4 \times 10^4$	2×2	3×10000	3×2038
floyd	$10^{3} \times 10^{3}$	2×2	8×1000	11×1000
IIR	$10^{3} \times 10^{3}$	3×3	20×1000	4×156
jacobi-2d	$10^{4} \times 10^{4}$	2×2	3×10000	3×2041
mean-filter	$10^{3} \times 10^{3}$	2×2	6×1000	3×270
seidel-2D	$10^{4} \times 10^{4}$	2×2	2×10000	3×815





- The tile size generated by Split is so small that the local memory cannot be fully utilized.
- The tile size generated by WMALT is too large to hold the values in one tile in local memory.

	WET	Kumaudha
2mm	455×455	2048 × 2048
durbin	527×527	1024 × 3072

TABLE II							
TILE	SIZE	GENERATED	BY	DIFFERENT	METHODS		

Benchmark	Loop Size	Split	WMALT	MWCMHLT
2mm	$10^{4} \times 10^{4}$	2×2	3×10000	3×4085
DPCM	$10^{3} \times 10^{3}$	2×2	26×1000	546×1000
durbin	$10^{4} \times 10^{4}$	2×2	3×10000	3×1020
fdtd	$10^{4} \times 10^{4}$	2×2	3×10000	3×2038
floyd	$10^{3} \times 10^{3}$	2×2	8×1000	11×1000
IIR	$10^{3} \times 10^{3}$	3×3	20×1000	4×156
jacobi-2d	$10^{4} \times 10^{4}$	2×2	3×10000	3×2041
mean-filter	$10^3 \times 10^3$	2×2	6×1000	3×270
seidel-2D	$10^{4} \times 10^{4}$	2×2	2×10000	3×815





- The tile size generated by Split is so small that the local memory cannot be • fully utilized.
- The tile size generated by WMALT is too large to hold the values in one tile in • local memory.
- Our tile size is fit to local memory. •

WET Kumaudha	Benchmark	Loop Size	Split	WMALT	
455×455	2048 × 2048	2mm	$10^{4} \times 10^{4}$	2×2	3×10000
		DPCM	$10^{3} \times 10^{3}$	2×2	26×1000
	1024×2072	durbin	$10^{4} \times 10^{4}$	2×2	3×10000
527~527	1024 ^ 5072	fdtd	$10^{4} \times 10^{4}$	2×2	3×10000
		floyd	$10^{3} \times 10^{3}$	2×2	8×1000
		IIR	$10^{3} \times 10^{3}$	3×3	20×1000
		jacobi-2d	$10^{4} \times 10^{4}$	2×2	3×10000
		mean-filter	$10^{3} \times 10^{3}$	2×2	6×1000

TABLE II TILE SIZE GENERATED BY DIFFERENT METHODS

 2×2

 2×10000



2mm

durbin

seidel-2D

 $10^{4} \times 10^{4}$

MWCMHLT 3×4085

 546×1000 3×1020

 3×815



• Compared to other approaches, MWCMHLT reduces the number of writes by 99.8%, 99.6%, 99.8%, 99.5%, 76.8% on average, respectively.







• Compared to other approaches, MWCMHLT reduces the completion time by 99.9%, 85.8%, 91.1%, 63.5%, 28.5% on average, respectively.







• The latency on ALU part is no less than the latency on memory unit part, the NVM access latency can be completely hidden.

benchmark	1-3-5		1-10-15		1-10-20		1-20-25	
	ALU	Memory unit						
2mm	75530	36	73530	115	73530	130	73530	215
DPCM	3822000	4377	3822000	13680	3822000	16410	3822000	24630
durbin	18360	78	18360	245	18360	290	18360	445
fdtd	30570	72	30570	230	30570	260	30570	430
floyd	231000	388	231000	1220	231000	1440	231000	2220
IIR	5616	358	5616	1120	5616	1340	5616	2020
jacobi-2d	30615	54	30615	170	30615	200	30615	310
mean-filter	21870	252	21870	795	21870	930	21870	1455

TABLE III LATENCY OF ALU PART AND MEMORY UNIT PART IN ONE TILE UNDER DIFFERENT LATENCY CONFIGURATIONS



Conclusion



Observed:

- Memory hierachy and prefetch are popular in emebedded systems.
- NVM has the limited write endurance.
- Nested loop is the performance bottleneck in one program. **Proposed:**
- A tile shape determination strategy to obtain a legal tile shape.
- A tile size determination scheme to generated an optimal tile size for minimizing the write operations on NVMs.
- A pipiline schedule policy to hide the remote memory latency completely. **Evaluated:**
- Our scheme can effectively reduce write operations (95.1% improvements)
 and can always completely hide NVM access latency.



ASP-DAC' 2022

RuiXu@ECNU

Optimal Loop Tiling for Minimizing Write Operations on NVMs with Complete Memory Latency Hiding

If any questions, please contact us!

Edwin H.-M. Shaedwinsha@cs.ecnu.edu.cnRui Xuruixu412@gmail.com



Thank you!

Questions?



Big Data and Intelligent System Lab @ ECNU