Anti-Piracy of Analog and Mixed-Signal Circuits in FD-SOI

Mariam TLILI, Alhassan Sayed, Doaa Mahmoud, Marie-Minerve Louërat, Hassan Aboushady, Haralampos-G. Stratigopoulos



Outlines

- IP piracy attacks
- IC life cycle with locking
- Prior art on locking AMS ICs
- Body biasing in FDSOI
- Proposed locking for FDSOI designs
- Case study and results
- Conclusion and perspectives

IP piracy of AMS ICs


- Advantages when going fabless: reduced capital and time-to-market
- Global revenue loss of about \$100 billion every year because of counterfeiting
- Around 1% of semiconductor sales are estimated to be those of counterfeit ICs
- About 25% of reported incidents concern analog ICs




	IP design	SoC design	Fabrication	► Testing	► End user	End of life
Reverse engineering		X	x	X	X	
Counterfeiting		x clone	x clone, overproduce	x remark out-of-spec	x clone	x recycle

Guin et al., Proc. IEEE'14

IC Life Cycle with Locking



- Locking transforms original circuit to a circuit with a lock, requiring secret key to restore nominal functionality; key typically a bit-string
- IP/IC owner inserts lock and keeps correct key secret
- Circuit remains locked throughout manufacturing
- Activation by trusted party
- Locking as end-to-end protection
- Logic locking for digital ICs



- There exist effective counter- attacks that remove the lock and/or extract the secret key (Jayasankaran, TVLSI'20, Acharya, HOST'20, Leonhard ASP-DAC'21)
- Justifiable but non-negligible overhead
- Calibration locking requires a complex enough calibration algorithm to be devised or re-designed in hardware by the attacker, an assumption that is not always met

Body biasing in FDSOI

- Body biasing purposes :
 - Performance and power consumption tradeoffs

b₃

b₄


Reference elements

b2

b₁


- Process variations compensation
- Matching of small devices
- A body bias voltage is generated by a DAC
- Circuit partionning to multiple domains

 V_{dd} O V_{ss} O




6

Proposed locking for FDSOI designs



- A natural lock-less locking
- Body bias voltages are obfuscated
- A DAC maps a digital sub-key to a domain
- A global secret key is created by concatenation of all sub-key


Non-linear DAC transformation



Properties and attacks resilience

- Properties :
 - 1) Adapted to static body-biasing
 - 2) Wide applicability to FDSOI designs
 - 3) Non-intrusiveness to the design
 - 4) Low-overhead
- Attack scenarios :
 - 1) Logic locking attacks: not applicable in the analog domain
 - 2) <u>Brute-Force attacks</u> : impractical for large size keys, analog simulation is slow
 - 3) <u>Optimization attacks</u> : behave like a randomized brute-force attack

Case study - Circuit




Target circuit

- : 6th order sigma-delta modulator mono-transistor domains only
- Security mechanism : 24 7-bit DACs
 - global secret key size 7*24 = 168 bits 24 different encoders


Center frequency (1-4 GHz)		Sampling rate (4-16 GHz)	
3 GHz		12 GHz	
	Typical SNR	Spec.	
S	46 dB @ 90 MHz	40 dB	


Case study - Results



11

Case study - Results





Conclusion and future work

- Natural lock-less body-bias voltages obfuscation as an anti-piracy defense for AMS ICs in FD-SOI
- An effective way to introduce a large-size digital key
- Invalid keys induce high functionality corruption
- Low-overhead re-design of the switching network of the DACs, non intrusiveness, wide applicability
- Demonstration on a sigma-delta modulator designed in 28 nm FDSOI from STMicroelectronics
- Potential to lock digital ICs in FDSOI
- How about FDSOI designs with dynamic body-biasing ?